Enclustra Mercury+ XU7 User manual

Mercury+ XU7 SoC Module
User Manual
Purpose
The purpose of this document is to present the characteristics of Mercury+ XU7 SoC module to the user,
and to provide the user with a comprehensive guide to understanding and using the Mercury+ XU7 SoC
module.
Summary
This document first gives an overview of the Mercury+ XU7 SoC module followed by a detailed description
of its features and configuration options. In addition, references to other useful documents are included.
Product Information Code Name
Product ME-XU7 Mercury+ XU7 SoC Module
Document Information Reference Version Date
Reference / Version / Date D-0000-443-001 06 18.11.2019
Approval Information Name Position Date
Written by DIUN, MMOS Design Engineer 03.09.2018
Verified by GKOE, RPAU Design Expert 10.09.2018
Approved by DIUN Manager, BU SP 18.11.2019
Enclustra GmbH – Räffelstrasse 28 – CH-8045 Zürich – Switzerland
Phone [phone] – www.enclustra.com

Copyright Reminder
Copyright 2019 by Enclustra GmbH, Switzerland. All rights are reserved.
Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior
written permission of Enclustra GmbH, Switzerland.
Although Enclustra GmbH believes that the information included in this publication is correct as of the date
of publication, Enclustra GmbH reserves the right to make changes at any time without notice.
All information in this document is strictly confidential and may only be published by Enclustra GmbH,
Switzerland.
All referenced trademarks are the property of their respective owners.
Document History
Version Date Author Comment
06 18.11.2019 MMOS Added information revision 3 modules, added information on PCIe
PERST# signal
05 25.07.2019 DIUN Added information revision 2 modules, added information on RGMII
skews, power supplies, corrected supported voltage range for
VCC_BAT, corrected minimum MDIO clock frequency, corrected DDR
PL performance, other style updates
04 10.05.2019 DIUN Corrected power synchronization frequency domain and duty cycle,
added information on Linux how-to guide
03 13.02.2019 DIUN Removed “preliminary” status and added product pictures. Design
validation performed on revision 1.1 modules.
02 20.12.2018 DIUN Version 02, preliminary. Added information on voltage monitoring,
heat sink, and corrected power synchronization frequency domain
and information on the 2.5 V voltage.
01 12.09.2018 DIUN Version 01, preliminary
D-0000-443-001 2 / 59 Version 06, 18.11.2019

Table of Contents
1 Overview 6
1.1 General ................................................... 6
1.1.1 Introduction ................................................ 6
1.1.2 Warranty .................................................. 6
1.1.3 RoHS .................................................... 6
1.1.4 DisposalandWEEE ............................................ 6
1.1.5 Safety Recommendations and Warnings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.1.6 ElectrostaticDischarge .......................................... 7
1.1.7 Electromagnetic Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
1.2 Features................................................... 7
1.3 Deliverables ................................................ 8
1.4 Accessories................................................. 8
1.4.1 ReferenceDesign ............................................. 8
1.4.2 EnclustraBuildEnvironment ....................................... 8
1.4.3 Mercury+PE1BaseBoard ........................................ 9
1.5 XilinxToolSupport ............................................ 9
2 Module Description 10
2.1 BlockDiagram............................................... 10
2.2 Module Configuration and Product Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.3 Article Numbers and Article Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.4 TopandBottomViews .......................................... 13
2.4.1 TopView .................................................. 13
2.4.2 BottomView ................................................ 13
2.5 Top and Bottom Assembly Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.5.1 TopAssemblyDrawing .......................................... 14
2.5.2 BottomAssemblyDrawing........................................ 14
2.6 ModuleFootprint ............................................. 15
2.7 MechanicalData.............................................. 15
2.8 ModuleConnector ............................................ 16
2.9 UserI/O................................................... 17
2.9.1 Pinout.................................................... 17
2.9.2 I/OPinExceptions............................................. 18
2.9.3 DifferentialI/Os .............................................. 19
2.9.4 I/OBanks.................................................. 19
2.9.5 VCC_IOUsage ............................................... 20
2.9.6 SignalTerminations ............................................ 22
2.9.7 MultiplexedI/O(MIO)Pins........................................ 22
2.9.8 AnalogInputs ............................................... 23
2.10 Multi-Gigabit Transceiver (MGT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2.11 Power.................................................... 26
2.11.1 PowerGenerationOverview....................................... 26
2.11.2 PowerEnable/PowerGood........................................ 27
2.11.3 VoltageSupplyInputs........................................... 28
2.11.4 VoltageSupplyOutputs ......................................... 28
2.11.5 PowerConsumption............................................ 29
2.11.6 HeatDissipation.............................................. 29
2.11.7 VoltageMonitoring ............................................ 30
2.12 ClockGeneration ............................................. 30
2.13 Reset .................................................... 31
2.14 LEDs..................................................... 31
2.15 DDR4SDRAM(PS)............................................. 32
2.15.1 DDR4SDRAMType ............................................ 32
2.15.2 SignalDescription............................................. 33
D-0000-443-001 3 / 59 Version 06, 18.11.2019

2.15.3 Termination................................................. 33
2.15.4 Parameters................................................. 33
2.16 DDR4SDRAM(PL)............................................. 34
2.16.1 DDR4SDRAMType ............................................ 35
2.16.2 SignalDescription............................................. 35
2.16.3 Termination................................................. 35
2.16.4 Parameters................................................. 35
2.17 QSPIFlash ................................................. 36
2.17.1 QSPIFlashType .............................................. 36
2.17.2 SignalDescription............................................. 36
2.17.3 Configuration ............................................... 37
2.17.4 QSPIFlashCorruptionRisk........................................ 37
2.18 eMMCFlash ................................................ 37
2.18.1 eMMCFlashType ............................................. 37
2.18.2 SignalDescription............................................. 38
2.19 SDCard................................................... 38
2.20 DualGigabitEthernet........................................... 38
2.20.1 EthernetPHYType............................................. 38
2.20.2 SignalDescription............................................. 38
2.20.3 ExternalConnectivity ........................................... 39
2.20.4 MDIOAddress............................................... 39
2.20.5 PHYConfiguration............................................. 39
2.20.6 RGMIIDelaysConfiguration ....................................... 40
2.21 USB2.0 ................................................... 40
2.21.1 USBPHYType ............................................... 40
2.21.2 SignalDescription............................................. 41
2.22 USB3.0 ................................................... 41
2.23 DisplayPort ................................................ 42
2.24 Real-TimeClock(RTC)........................................... 42
2.25 SecureEEPROM .............................................. 42
2.25.1 EEPROMType ............................................... 42
3 Device Configuration 43
3.1 ConfigurationSignals........................................... 43
3.2 ModuleConnectorCDetection ..................................... 44
3.3 Pull-UpDuringConfiguration ...................................... 44
3.4 Power-onResetDelayOverride ..................................... 45
3.5 BootMode................................................. 45
3.6 JTAG..................................................... 46
3.6.1 JTAGonModuleConnector ....................................... 46
3.6.2 ExternalConnectivity ........................................... 47
3.6.3 JTAGBootMode.............................................. 47
3.7 eMMCBootMode............................................. 48
3.8 QSPIBootMode.............................................. 48
3.9 SDCardBootMode............................................ 48
3.10 eMMCFlashProgramming........................................ 48
3.11 QSPI Flash Programming via JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.12 QSPI Flash Programming from an External SPI Master . . . . . . . . . . . . . . . . . . . . . . . . 49
3.13 Enclustra Module Configuration Tool . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4 I2C Communication 50
4.1 Overview .................................................. 50
4.2 SignalDescription............................................. 50
4.3 I2CAddressMap ............................................. 50
4.4 SecureEEPROM .............................................. 51
4.4.1 MemoryMap ............................................... 51
D-0000-443-001 4 / 59 Version 06, 18.11.2019

5 Operating Conditions 54
5.1 AbsoluteMaximumRatings ....................................... 54
5.2 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
6 Ordering and Support 56
6.1 Ordering .................................................. 56
6.2 Support................................................... 56
D-0000-443-001 5 / 59 Version 06, 18.11.2019

1 Overview
1.1 General
1.1.1 Introduction
The Mercury+ XU7 SoC module combines the Xilinx Zynq® UltraScale+ MPSoC (Multiprocessor System-
on-Chip) device with USB 3.0, PCIe® Gen2 ×4, two USB 2.0 PHYs, two Gigabit Ethernet PHYs, DDR4 SDRAM
with Error Correction Code (ECC), eMMC flash, multi-gigabit transceivers, high-speed LVDS I/O, and is avail-
able in industrial temperature range, forming a complete and powerful embedded processing system.
The use of the Mercury+ XU7 SoC module, in contrast to building a custom MPSoC hardware, significantly
reduces development effort and redesign risk and improves time-to-market for the embedded system.
Together with Mercury+ base boards, the Mercury+ XU7 SoC module allows the user to quickly build a
system prototype and start with application development.
The Enclustra Build Environment [14] is available for the Mercury+ XU7 SoC module. This build system
allows the user to quickly set up and run Linux on any Enclustra SoC module. It allows the user to choose
the desired target and download all the required binaries, such as bitstream and FSBL (First Stage Boot
Loader). It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root
file system.
1.1.2 Warranty
Please refer to the General Business Conditions, available on the Enclustra website [1].
1.1.3 RoHS
The Mercury+ XU7 SoC module is designed and produced according to the Restriction of Hazardous Sub-
stances (RoHS) Directive (2011/65/EC).
1.1.4 Disposal and WEEE
The Mercury+ XU7 SoC module must be properly disposed of at the end of its life.
The Waste Electrical and Electronic Equipment (WEEE) Directive (2002/96/EC) is not applicable for the Mer-
cury+ XU7 SoC module.
1.1.5 Safety Recommendations and Warnings
Mercury+ modules are not designed to be “ready for operation” for the end-user. These can only be used
in combination with suitable base boards. Proper configuration of the hardware before usage is required.
Ensure that the power supply is disconnected from the board before inserting or removing the Mercury+
XU7 SoC module, connecting interfaces, replacing batteries, or connecting jumpers.
Touching the capacitors of the DC-DC converters can lead to voltage peaks and permanent damage; over-
voltage on power or signal lines can also cause permanent damage to the module.
D-0000-443-001 6 / 59 Version 06, 18.11.2019

Warning!
It is possible to mount the Mercury+ XU7 SoC module the wrong way round on the base board - always
check that the mounting holes on the base board are aligned with the mounting holes of the Mercury+
XU7 SoC module.
The base board and module may be damaged if the module is mounted the wrong way round and
powered up.
1.1.6 Electrostatic Discharge
Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled
with care and only in an ESD-protected environment.
1.1.7 Electromagnetic Compatibility
The Mercury+ XU7 SoC module is a Class A product and is not intended for use in domestic environments.
The product may cause electromagnetic interference, for which appropriate measures must be taken.
1.2 Features
•Xilinx Zynq® UltraScale+™ MPSoC
•XCZU6EG/XCZU9EG/XCZU15EG device
•FFVC900 package
•Quad-core ARM® Cortex™-A53 MPCore™ up to 1.333 GHz
•Dual-core ARM® Cortex™-R5 MPCore™ up to 533 MHz
•Mali-400 MP2 GPU
•Xilinx 16nm FinFET+ FPGA fabric
•236 user I/Os
•14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
•122 FPGA I/Os (single-ended, differential or analog)
•74 HP I/Os
•50 I/Os up to 1.8 V
•20 I/Os at 1.2 V (fixed voltage)
•4 I/Os up to 3.3 V (routed via level shifters)
•48 HD I/Os (up to 3.3 V)
•100 MGT signals (clock and data)
•80 GTH MGT signals
•20 GTR MGT signals
•Speedgrade 1 devices: 16 GTH MGTs @ 12.5 Gbit/sec and 8 reference input clock differential pairs
•Other devices: 16 GTH MGTs @ 15 Gbit/sec and 8 reference input clock differential pairs
•4 GTR MGTs @ 6 Gbit/sec and 2 reference input clock differential pairs
•PCIe Gen2 ×4 (Xilinx built-in PCIe hard block using GTR lines)
•Up to 4 GB DDR4 SDRAM with ECC on PS side
•Up to 2 GB DDR4 SDRAM on PL side
•64 MB quad SPI flash
•16 GB eMMC flash
•2×Gigabit Ethernet PHY (one PHY shared with one of the USB PHYs)
•2×USB 2.0 PHYs
•PHY0 configured as host or device
•PHY1 configured as host (shared with one of the Gigabit Ethernet PHYs)
D-0000-443-001 7 / 59 Version 06, 18.11.2019

•USB 3.0 (Xilinx built-in USB 3.0 hard block using GTR lines)
•Real-time clock
•CAN, UART, SPI, I2C, SDIO/MMC
•5 to 15 V supply voltage
1.3 Deliverables
•Mercury+ XU7 SoC module
•Mercury+ XU7 SoC module documentation, available via download:
•Mercury+ XU7 SoC Module User Manual (this document)
•Mercury+ XU7 SoC Module Reference Design [2]
•Mercury+ XU7 SoC Module IO Net Length Excel Sheet [3]
•Mercury+ XU7 SoC Module FPGA Pinout Excel Sheet [4]
•Mercury+ XU7 SoC Module User Schematics (PDF) [5]
•Mercury+ XU7 SoC Module Known Issues and Changes [6]
•Mercury+ XU7 SoC Module Footprint (Altium, Eagle, Orcad and PADS) [7]
•Mercury+ XU7 SoC Module 3D Model (PDF) [8]
•Mercury+ XU7 SoC Module STEP 3D Model [9]
•Module Pin Connection Guidelines [10]
•Mercury Master Pinout [11]
•Enclustra Modules Heat Sink Application Note [17]
•Enclustra Build Environment [14] (Linux build environment; refer to Section 1.4.2 for details)
•Enclustra Build Environment How-To Guide [15]
1.4 Accessories
1.4.1 Reference Design
The Mercury+ XU7 SoC module reference design features an example configuration for the Zynq Ultrascale+
MPSoC device, together with an example top level HDL file for the user logic.
A number of software applications are available for the reference design, that show how to initialize the
peripheral controllers and how to access the external devices. Pre-compiled binaries are included in the
archive, so that the user can easily check that the hardware is functional.
The reference design can be downloaded from the Enclustra download page [2].
1.4.2 Enclustra Build Environment
The Enclustra Build Environment (EBE) [14] enables the user to quickly set up and run Linux on any Enclustra
SoC module or system board. It allows the user to choose the desired target, and download all the required
binaries, such as bitstream and FSBL. It downloads and compiles all required software, such as U-Boot, Linux,
and BusyBox based root file system.
The Enclustra Build Environment features a graphical user interface (GUI) and a command line interface (CLI)
that facilitates the automatic build flow.
The Enclustra Build Environment How-To Guide [15] describes in more detail how to use the EBE to customize
the provided software for the user application. The document provides information on the configuration
options for U-boot, Linux kernel and Buildroot, debugging possibilities for Linux applications, customization
of device trees and integration of existing or new kernel drivers.
D-0000-443-001 8 / 59 Version 06, 18.11.2019

1.4.3 Mercury+ PE1 Base Board
•168-pin Hirose FX10 module connectors (PE1-200: 2 connectors; PE1-300/400: 3 connectors)
•System controller
•Power control
•System monitor (PE1-300/400)
•Current sense (PE1-300/400)
•Low-jitter clock generator (PE1-300/400)
•Accelerometer/magnetometer/temperature sensor (PE1-300/400)
•microSD card holder
•User EEPROM
•eMMC managed NAND flash (PE1-300/400)
•PCIe ×4 interface
•USB 3.0 device connector
•USB 2.0 host connector (PE1-200: 1 connector; PE1-300/400: 4 connectors)
•Micro USB 2.0 device (UART, SPI, I2C, JTAG) connector
•2×RJ45 Gigabit Ethernet connectors
•mPCIe/mSATA card holder (USB only) (PE1-300/400)
•SIM card holder (optional, PE1-300/400 only)
•SMA clock and data in/out (optional, PE1-300/400 only)
•1×FMC LPC connector (PE1-200)
•1×FMC HPC connector (PE1-300)
•2×FMC LPC connector (PE1-400)
•2×40-pin Anios pin header
•3×12-pin Pmod™ pin header
•5 to 15 V DC supply voltage
•USB bus power (with restrictions)
Please note that the available features depend on the equipped Mercury module type and on the selected
base board variant.
Warning!
Due to the pinout assignments (pin types and I/O voltage levels) on module connectors B and C,
affecting the FMC interfaces, the compatibility of the Mercury+ XU7 SoC module to the Mercury+ PE1
base board is limited. It is recommended to check the FMC card pinout in detail with the Enclustra
Mercury Master Pinout and with the module and base board schematics.
1.5 Xilinx Tool Support
The MPSoC devices equipped on the Mercury+ XU7 SoC module are supported by the Vivado HL Design
Edition software, for which a paid license is required. Please contact Xilinx for further information.
D-0000-443-001 9 / 59 Version 06, 18.11.2019

2 Module Description
2.1 Block Diagram
Figure 1: Hardware Block Diagram
The main component of the Mercury+ XU7 SoC module is the Xilinx Zynq Ultrascale+ MPSoC device. Most
of its I/O pins are connected to the Mercury+ module connector, making 136 regular user I/Os available
to the user. Further, twenty MGT pairs are available on the module connector, making possible the im-
plementation of several high-speed protocols such as PCIe Gen2 ×4 and USB 3.0 (simultaneous usage of
all the interfaces is limited to the available hardware resources i.e. number of transceivers and lane mapping).
The MPSoC device can boot from the on-board QSPI flash, from the eMMC flash or from an external SD
card. For development purposes, a JTAG interface is connected to Mercury module connector.
The available standard configurations include a 16 GB eMMC flash, a 64 MB quad SPI flash, up to 4 GB DDR4
SDRAM with ECC connected to the Processing System (PS) and up to 2 GB DDR4 SDRAM connected to the
Programmable Logic (PL).
Further, the module is equipped with two Gigabit Ethernet PHYs and two USB 2.0 PHYs, making it ideal for
communication applications.
A real-time clock is available on the Xilinx Zynq Ultrascale+ MPSoC device.
On-board clock generation is based on a 33.33 MHz crystal oscillator and a 100 MHz LVDS oscillator pro-
viding a clock for the PL and a reference clock for the MGT GTR lines. In addition to this, another 27 MHz
D-0000-443-001 10 / 59 Version 06, 18.11.2019

oscillator delivers a reference clock for the MGT GTR lines.
The module’s internal supply voltages are generated from a single input supply of 5 - 15 V DC. Some of
these voltages are available on the Mercury module connectors to supply circuits on the base board.
Five LEDs are connected to the MPSoC pins for status signaling.
2.2 Module Configuration and Product Codes
Table 1 describes the available standard module configurations. Custom configurations are available; please
contact Enclustra for further information.
Product Code MPSoC DDR4 ECC DDR4 Temperature
SDRAM (PS) SDRAM (PL) Range
ME-XU7-6EG-1I-D11E XCZU6EG-1FFVC900I 2 GB 1 GB -40 to +85◦C
ME-XU7-9EG-2I-D12E XCZU9EG-2FFVC900I 4 GB 2 GB -40 to +85◦C
ME-XU7-15EG-2I-D12E XCZU15EG-2FFVC900I 4 GB 2 GB -40 to +85◦C
Table 1: Standard Module Configurations
The product code indicates the module type and main features. Figure 2 describes the fields within the
product code.
Figure 2: Product Code Fields
Please note that for the first revision modules or early access modules, the product code may not respect
entirely this naming convention. Please contact Enclustra for details on this aspect.
2.3 Article Numbers and Article Codes
Every module is uniquely labeled, showing the article number and serial number. An example is presented
in Figure 3.
D-0000-443-001 11 / 59 Version 06, 18.11.2019

Figure 3: Module Label
The correspondence between article number and article code is shown in Table 2. The article code repre-
sents the product code, followed by the revision; the R suffix and number represent the revision number.
The revision changes and product known issues are described in the Mercury+ XU7 SoC Module Known
Issues and Changes document [6].
Article Number Article Code
EN102153 ME-XU7-6EG-1I-D11E-R1.1
EN102154 ME-XU7-9EG-2I-D12E-R1.1
EN102110 ME-XU7-15EG-2I-D12E-R1.1
EN102453 ME-XU7-6EG-1I-D11E-R2
EN102454 ME-XU7-9EG-2I-D12E-R2
EN102457 ME-XU7-15EG-2I-D12E-R2
EN102701 ME-XU7-6EG-1I-D11E-R3
EN102702 ME-XU7-9EG-2I-D12E-R3
EN102700 ME-XU7-15EG-2I-D12E-R3
Table 2: Article Numbers and Article Codes
D-0000-443-001 12 / 59 Version 06, 18.11.2019

2.4 Top and Bottom Views
2.4.1 Top View
Figure 4: Module Top View
2.4.2 Bottom View
Figure 5: Module Bottom View
Please note that depending on the hardware revision and configuration, the module may look slightly dif-
ferent than shown in this document.
D-0000-443-001 13 / 59 Version 06, 18.11.2019

2.5 Top and Bottom Assembly Drawings
2.5.1 Top Assembly Drawing
Figure 6: Module Top Assembly Drawing
2.5.2 Bottom Assembly Drawing
Figure 7: Module Bottom Assembly Drawing
Please note that depending on the hardware revision and configuration, the module may look slightly dif-
ferent than shown in this document.
D-0000-443-001 14 / 59 Version 06, 18.11.2019

2.6 Module Footprint
Figure 8 shows the dimensions of the module footprint on the base board.
Enclustra offers Mercury and Mercury+ modules of various geometries having widths of 56, 64, 72 or 74
mm and having different topologies for the mounting holes. If different module types shall be fixed on the
base board by screws, additional mounting holes may be required to accommodate different modules. The
footprints of the module connectors for the base board design are available for different PCB design tools
(Altium, PADS, Eagle, Orcad) [7] and include the required information on the module sizes and holes.
The maximum component height under the module is dependent on the connector type - refer to Section
2.8 for detailed connector information.
Figure 8: Module Footprint - Top View
Warning!
It is possible to mount the Mercury+ XU7 SoC module the wrong way round on the base board - always
check that the mounting holes on the base board are aligned with the mounting holes of the Mercury+
XU7 SoC module.
2.7 Mechanical Data
Table 3 describes the mechanical characteristics of the Mercury+ XU7 SoC module. A 3D model (PDF) and
a STEP 3D model are available [8], [9].
D-0000-443-001 15 / 59 Version 06, 18.11.2019

Symbol Value
Size 74 ×54 mm
Component height top 3.42 mm
Component height bottom 1.35 mm
Weight 38 g
Table 3: Mechanical Data
2.8 Module Connector
Three Hirose FX10 168-pin 0.5 mm pitch headers with a total of 504 pins have to be integrated on the base
board. Up to four M3 screws may be used to mechanically fasten the module to the base board. Do not
use excessive force to tighten the screws, as this could damage the module.
The pinout of the module connector is found in the Mercury Master Pinout Excel Sheet [11]. The connector
is available in different packaging options and different stacking heights. Some examples are presented in
Table 4. Please refer to the connector datasheet for more information.
Reference Type Description
Mercury module connector FX10A-168S-SV Hirose FX10, 168-pin, 0.5 mm pitch
Base board connector FX10A-168P-SV(71) Hirose FX10, 168-pin, 0.5 mm pitch, 4 mm stacking
height
Base board connector FX10A-168P-SV1(71) Hirose FX10, 168-pin, 0.5 mm pitch, 5 mm stacking
height
Table 4: Module Connector Types
Figure 9 indicates the pin numbering for the Mercury module connectors from the top view of the base
board. The connector pins are numbered as follows:
•Connector A: from J800-1 to J800-168
•Connector B: from J801-1 to J801-168
•Connector C: from J900-1 to J900-168
Figure 9: Pin Numbering for the Module Connector
D-0000-443-001 16 / 59 Version 06, 18.11.2019

Warning!
Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board,
as this could damage the module and the base board; always make sure that the module is correctly
oriented before mounting it into the base board.
2.9 User I/O
2.9.1 Pinout
Information on the Mercury+ XU7 SoC module pinout can be found in the Enclustra Mercury Master Pinout
[11], and in the additional document Enclustra Module Pin Connection Guidelines [10].
Warning!
Please note that the pin types on the schematics symbol of the module connector and in the Master
Pinout document are for reference only. On the Mercury+ XU7 SoC module it may be possible that
the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT
signals, etc).
The naming convention for the user I/Os is:
IO_B<BANK>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>.
For example, IO_B66_L18_AD2_T11_P is located on pin T11 of I/O bank 66, pair 18, it is a System Monitor
differential auxiliary analog input capable pin and it has positive polarity, when used in a differential pair.
The global clock capable pins are marked with “GC” (HP I/O banks) or with “HDGC” (HD I/O banks) in the
signal name. For details on their function and usage, please refer to the Xilinx documentation.
Table 5 includes information related to the total number of I/Os available in each I/O bank and possible
limitations.
D-0000-443-001 17 / 59 Version 06, 18.11.2019

Signal Name Signals Pairs Differential Single-ended I/O Bank
IO_B64_<...> 4 0 - In/Out 64 (HP)1
IO_B65_<...> 20 10 In/Out In/Out 65 (HP)1
IO_B66_<...> 50 24 In/Out In/Out 66 (HP)1
IO_B47_<...> 24 12 In/Out (no LVDS/LVPECL outputs sup-
ported; internal differential termina-
tion not supported)
In/Out 47 (HD)1
Refer to Section 2.9.3 for details.
IO_B48_<...> 24 12 In/Out (no LVDS/LVPECL outputs sup-
ported; internal differential termina-
tion not supported)
In/Out 48 (HD)1
Refer to Section 2.9.3 for details.
Total 122 58 - - -
Table 5: User I/Os
The multi-gigabit transceiver (MGT) are described in section 2.10.
In order to support the Xilinx MIPI IP core and maintain pinout compatibility for several Enclustra modules
(Mercury+ XU7, XU8 and XU9), pair swaps on module connector C were performed between revisions 1 and
2. The new position of the signals is provided in the list below:
•IO_B65_L1_..._P/N moved to module connector pin C-160/C-162
•IO_B65_L2_..._P/N moved to module connector pin C-145/C-147
•IO_B65_L3_..._P/N moved to module connector pin C-154/C-156
•IO_B65_L4_..._P/N moved to module connector pin C-161/C-163
•IO_B65_L5_..._P/N moved to module connector pin C-164/C-166
•IO_B65_L6_..._P/N moved to module connector pin C-157/C-159
These pin swaps imply that a different FPGA bitstream is required for revision 2 (or newer) modules than on
revision 1.
2.9.2 I/O Pin Exceptions
The I/O pin exceptions are pins with special functions or restrictions (for example, when used in combination
with certain Mercury boards they may have a specific role).
PCIe Reset Signal (PERST#)
Table 6 lists the I/O pin exceptions on the Mercury+ XU7 SoC module related to the PCIe reset connection.
I/O Name Module Connector Pin Description
PS_MIO42_PERST# A-104 When the pin has a low value, ETH0_TXD3_PERST# pin
(MIO30) is pulled to ground via a 1 kΩresistor for PCIe
PERST# connection implementation
Table 6: I/O Pin Exceptions - PERST#
1HD = high density pins, HP = high performance pins; Refer to the Zynq UltraScale+ MPSoC Overview [22] for details.
D-0000-443-001 18 / 59 Version 06, 18.11.2019

When the Mercury+ XU7 SoC module is used in combination with a Mercury+ PE1 base board as a PCIe
device, the low value of the PERST# signal coming from the PCIe edge connector on the module connector
pin A-104 (PS_MIO42_PERST#) pulls the ETH0_TXD3_PERST# (MIO30) to ground via a 1 kΩresistor.
MIO30 is the default pin used for the reset signal of the PCIe PS built-in block, therefore it was chosen for
the reset implementation. The Ethernet controller 0 is disabled when the PCIe hard block is used; note that
any other valid position for PERST# would have resulted in having the Ethernet controller disabled.
In situations in which PCIe functionality is not required, PS_MIO42_PERST# pin can be used in the same
manner as a regular MIO pin.
For root complex applications the PERST# signal can be placed on any unused MIO pin (the restriction on
MIO30/42 does not apply in this case).
I/O Pins with Level Shifter
There are four signals on the Mercury+ XU7 SoC module that are routed from the FPGA banks to the module
connector via level shifters - these are presented in Table 7.
I/O Name Module Connector Pin Description
IO_B64_AG5_LS A-88
These pins have a level shifter from VCC_1V2
IO_B64_AG4_LS A-90
to VCC_CFG_MIO
IO_B64_AK3_LS A-92
IO_B64_AJ1_LS A-94
Table 7: I/O Pin Exceptions - Level Shifters
The level shifters used for the I/O pins mentioned in Table 7 are NXP NTB0104 and the maximum achievable
data rate on these pins is 30 Mbit/sec.
2.9.3 Differential I/Os
When using differential pairs, a differential impedance of 100 Ωmust be matched on the base board, and
the two nets of a differential pair must have the same length.
The information regarding the length of the signal lines from the MPSoC device to the module connector is
available in Mercury+ XU7 SoC Module IO Net Length Excel Sheet [3]. This enables the user to match the
total length of the differential pairs on the base board if required by the application.
The I/Os in the HD banks (47, 48) can be used only as differential inputs when LVDS/LVPECL standards are
used; LVDS/LVPECL outputs are not supported.
Internal differential termination is not supported for the HD pins; all differential signal pairs from both HD
banks may optionally be equipped with 100 Ωdifferential termination resistors on the module. Refer to
Section 2.9.6 for details.
2.9.4 I/O Banks
Table 8 describes the main attributes of the Programmable Logic (PL) and Processing System (PS) I/O banks,
and indicates which peripherals are connected to each I/O bank. All I/O pins within a particular I/O bank
must use the same I/O (VCC_IO) and reference (VREF) voltages.
D-0000-443-001 19 / 59 Version 06, 18.11.2019

Bank Connectivity VCC_IO VREF
MGT Bank 228 Module connector 0.9 V -
MGT Bank 229 Module connector 0.9 V -
MGT Bank 230 Module connector 0.9 V -
MGT Bank 128 Module connector 0.9 V -
Bank 64 PL DDR4 SDRAM, I2C, LEDs, module con-
nector
1.2 V internal
Bank 65 PL DDR4 SDRAM, clock oscillator, module
connector
1.2 V internal
Bank 66 Module connector User selectable User selectable
VCC_IO_B66 0.5 ×VCC_IO_B66
Bank 47 Module connector User selectable -
VCC_IO_B47
Bank 48 Module connector User selectable -
VCC_IO_B48
Bank 503 FPGA PS Configuration User selectable -
VCC_CFG_MIO
PS DDR Bank 504 PS DDR4 SDRAM 1.2 V -
PS Bank 500 eMMC and QSPI flash devices, I2C, LEDs 1.8 V -
PS Bank 501 Gigabit Ethernet PHY 0, module connector User selectable -
VCC_CFG_MIO
PS Bank 502 USB PHY 0, and Gigabit Ethernet PHY 1 / USB
PHY 1 (shared lines)
1.8 V -
PS GTR Bank 505 Module connector, GTR oscillators VCC_0V85 -
Table 8: I/O Banks
2.9.5 VCC_IO Usage
The VCC_IO voltages for the I/O banks located on the module connector are configurable by applying the
required voltage to the VCC_IO_B[x], respectively VCC_CFG_[x] pins. All VCC_IO_B[x] or VCC_CFG_[x] pins of
the same bank must be connected to the same voltage.
For compatibility with other Enclustra Mercury modules, it is recommended to use a single I/O voltage per
module connector.
D-0000-443-001 20 / 59 Version 06, 18.11.2019