Enclustra Mercury+ KX2 User manual

Mercury+ KX2 FPGA Module
User Manual
Purpose
The purpose of this document is to present the characteristics of Mercury+ KX2 FPGA module to the user,
and to provide the user with a comprehensive guide to understanding and using the Mercury+ KX2 FPGA
module.
Summary
This document first gives an overview of the Mercury+ KX2 FPGA module followed by a detailed description
of its features and configuration options. In addition, references to other useful documents are included.
Product Information Code Name
Product ME-KX2 Mercury+ KX2 FPGA Module
Document Information Reference Version Date
Reference / Version / Date D-0000-430-002 06 25.07.2019
Approval Information Name Position Date
Written by DIUN Design Engineer 10.06.2016
Verified by GLAC Design Expert 05.07.2016
Approved by DIUN Manager, BU SP 25.07.2019
Enclustra GmbH – Räffelstrasse 28 – CH-8045 Zürich – Switzerland
Phone [phone] – www.enclustra.com

Copyright Reminder
Copyright 2019 by Enclustra GmbH, Switzerland. All rights are reserved.
Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior
written permission of Enclustra GmbH, Switzerland.
Although Enclustra GmbH believes that the information included in this publication is correct as of the date
of publication, Enclustra GmbH reserves the right to make changes at any time without notice.
All information in this document is strictly confidential and may only be published by Enclustra GmbH,
Switzerland.
All referenced trademarks are the property of their respective owners.
Document History
Version Date Author Comment
06 25.07.2019 DIUN Added information on voltage monitoring, power supplies, heat sink,
updated DDR memory types and EEPROM map description, other
style updates
05 21.08.2018 DIUN Minor corrections and style updates
04 04.05.2017 DIUN Updated EEPROM map, block diagram and footprint information
03 23.02.2017 DIUN Updated for revision 2 modules
02 13.09.2016 DIUN Minor updates and corrections
01 08.07.2016 DIUN Version 01
D-0000-430-002 2 / 48 Version 06, 25.07.2019

Table of Contents
1 Overview 5
1.1 General ................................................... 5
1.1.1 Introduction ................................................ 5
1.1.2 Warranty .................................................. 5
1.1.3 RoHS .................................................... 5
1.1.4 DisposalandWEEE ............................................ 5
1.1.5 Safety Recommendations and Warnings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.1.6 ElectrostaticDischarge .......................................... 6
1.1.7 Electromagnetic Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.2 Features................................................... 6
1.3 Deliverables ................................................ 6
1.4 Accessories................................................. 6
1.4.1 ReferenceDesign ............................................. 6
1.4.2 Mercury+PE1BaseBoard ........................................ 7
1.5 XilinxToolSupport ............................................ 7
2 Module Description 8
2.1 BlockDiagram............................................... 8
2.2 Module Configuration and Product Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.3 Article Numbers and Article Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.4 TopandBottomViews .......................................... 11
2.4.1 TopView .................................................. 11
2.4.2 BottomView................................................ 11
2.5 Top and Bottom Assembly Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.5.1 TopAssemblyDrawing .......................................... 12
2.5.2 BottomAssemblyDrawing........................................ 12
2.6 ModuleFootprint ............................................. 13
2.7 MechanicalData.............................................. 14
2.8 ModuleConnector ............................................ 14
2.9 UserI/O................................................... 15
2.9.1 Pinout.................................................... 15
2.9.2 DifferentialI/Os .............................................. 16
2.9.3 I/OBanks.................................................. 16
2.9.4 VREFUsage................................................. 17
2.9.5 VCC_IOUsage ............................................... 17
2.9.6 SignalTerminations ............................................ 19
2.9.7 AnalogInputs ............................................... 19
2.10 Multi-Gigabit Transceiver (MGT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.11 Power.................................................... 21
2.11.1 PowerGenerationOverview ....................................... 21
2.11.2 PowerEnable/PowerGood........................................ 21
2.11.3 VoltageSupplyInputs........................................... 22
2.11.4 VoltageSupplyOutputs ......................................... 22
2.11.5 PowerConsumption............................................ 23
2.11.6 HeatDissipation.............................................. 23
2.11.7 VoltageMonitoring ............................................ 23
2.12 ClockGeneration ............................................. 24
2.13 Reset .................................................... 24
2.14 LEDs..................................................... 25
2.15 DDR3SDRAM ............................................... 25
2.15.1 DDR3SDRAMType ............................................ 25
2.15.2 SignalDescription............................................. 26
2.15.3 Termination................................................. 26
2.15.4 Parameters................................................. 26
D-0000-430-002 3 / 48 Version 06, 25.07.2019

2.15.5 DDR3LowVoltageOperation ...................................... 27
2.16 QSPIFlash ................................................. 27
2.16.1 QSPIFlashType .............................................. 27
2.16.2 SignalDescription............................................. 28
2.17 DualGigabitEthernet........................................... 28
2.17.1 EthernetPHYType............................................. 28
2.17.2 SignalDescription............................................. 29
2.17.3 ExternalConnectivity ........................................... 29
2.17.4 MDIOAddress............................................... 29
2.17.5 PHYConfiguration............................................. 29
2.18 FTDIUSB2.0Controller.......................................... 29
2.18.1 FTDIType.................................................. 30
2.18.2 FTDI Synchronous FIFO Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
2.19 SecureEEPROM .............................................. 30
2.19.1 EEPROMType ............................................... 30
3 Device Configuration 31
3.1 ConfigurationSignals........................................... 31
3.2 ModuleConnectorCDetection ..................................... 32
3.3 ConfigurationMode............................................ 32
3.4 Pull-UpDuringConfiguration ...................................... 33
3.5 JTAG..................................................... 33
3.5.1 JTAGonModuleConnector ....................................... 34
3.5.2 ExternalConnectivity ........................................... 34
3.5.3 XilinxJTAGAdapter ............................................ 34
3.6 MasterSerialConfiguration ....................................... 34
3.6.1 SignalDescription............................................. 35
3.7 SlaveSerialConfiguration ........................................ 35
3.7.1 SignalDescription............................................. 35
3.8 QSPI Flash Programming via JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.9 QSPI Flash Programming from an External SPI Master . . . . . . . . . . . . . . . . . . . . . . . . 36
3.9.1 SignalDescription............................................. 37
3.10 Module Configuration via FTDI USB 2.0 Controller . . . . . . . . . . . . . . . . . . . . . . . . . . 37
3.10.1 FTDIPortAConfiguration ........................................ 37
3.10.2 FTDIPortBConfiguration ........................................ 38
3.10.3 FPGA Slave Serial Configuration via FTDI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3.10.4 QSPI Flash Programming via FTDI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3.11 Enclustra Module Configuration Tool . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
4 I2C Communication 41
4.1 Overview .................................................. 41
4.2 SignalDescription............................................. 41
4.3 I2CAddressMap ............................................. 41
4.4 SecureEEPROM .............................................. 42
4.4.1 MemoryMap ............................................... 42
5 Operating Conditions 44
5.1 AbsoluteMaximumRatings ....................................... 44
5.2 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
6 Ordering and Support 45
6.1 Ordering .................................................. 45
6.2 Support................................................... 45
D-0000-430-002 4 / 48 Version 06, 25.07.2019

1 Overview
1.1 General
1.1.1 Introduction
The Mercury+ KX2 FPGA module combines the Xilinx Kintex-7® All Programmable FPGA device with fast
DDR3 SDRAM, FTDI USB 2.0 controller, dual Gigabit Ethernet, multi-gigabit transceivers, high-speed LVDS
I/O, and is available in industrial temperature range, forming a complete and powerful embedded process-
ing system.
The use of the Mercury+ KX2 FPGA module, in contrast to building a custom FPGA hardware, significantly
simplifies system design and thus shortens time to market and decreases the development effort of your
product.
Together with Mercury+ base boards, the Mercury+ KX2 FPGA module allows the user to quickly build a
system prototype and start with application development.
1.1.2 Warranty
Please refer to the General Business Conditions, available on the Enclustra website [1].
1.1.3 RoHS
The Mercury+ KX2 FPGA module is designed and produced according to the Restriction of Hazardous
Substances (RoHS) Directive (2011/65/EC).
1.1.4 Disposal and WEEE
The Mercury+ KX2 FPGA module must be properly disposed of at the end of its life.
The Waste Electrical and Electronic Equipment (WEEE) Directive (2002/96/EC) is not applicable for the Mer-
cury+ KX2 FPGA module.
1.1.5 Safety Recommendations and Warnings
Mercury+ modules are not designed to be “ready for operation” for the end-user. These can only be used
in combination with suitable base boards. Proper configuration of the hardware before usage is required.
Ensure that the power supply is disconnected from the board before inserting or removing the Mercury+
KX2 FPGA module, connecting interfaces, replacing batteries, or connecting jumpers.
Touching the capacitors of the DC-DC converters can lead to voltage peaks and permanent damage; over-
voltage on power or signal lines can also cause permanent damage to the module.
Warning!
It is possible to mount the Mercury+ KX2 FPGA module the wrong way round on the base board -
always check that the mounting holes on the base board are aligned with the mounting holes of the
Mercury+ KX2 FPGA module.
The base board and module may be damaged if the module is mounted the wrong way round and
powered up.
D-0000-430-002 5 / 48 Version 06, 25.07.2019

1.1.6 Electrostatic Discharge
Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled
with care and only in an ESD-protected environment.
1.1.7 Electromagnetic Compatibility
The Mercury+ KX2 FPGA module is a Class A product and is not intended for use in domestic environments.
The product may cause electromagnetic interference, for which appropriate measures must be taken.
1.2 Features
•Xilinx Kintex-7 28 nm FPGA XC7K160T/XC7K325T/XC7K410T, FFG676/FBG676 package
•256 user I/Os up to 3.3 V
•216 FPGA I/Os (single-ended, differential or analog)
•40 MGT signals (clock and data)
•FBG package devices: 8 MGTs @ 6.6 Gbit/sec and 4 reference input clock differential pairs
•FFG package devices: 8 MGTs @ 10.3125 Gbit/sec and 4 reference input clock differential pairs
•PCIe Gen2 ×8 (Xilinx integrated PCIe block)
•Up to 2 GB DDR3 SDRAM
•64 MB quad SPI flash
•FTDI USB 2.0 device controller
•Dual Gigabit Ethernet
•High-power 20 A core power supply
•5 to 15 V supply voltage
1.3 Deliverables
•Mercury+ KX2 FPGA module
•Mercury+ KX2 FPGA module documentation, available via download:
•Mercury+ KX2 FPGA Module User Manual (this document)
•Mercury+ KX2 FPGA Module Reference Design [2]
•Mercury+ KX2 FPGA Module IO Net Length Excel Sheet [3]
•Mercury+ KX2 FPGA Module FPGA Pinout Excel Sheet [4]
•Mercury+ KX2 FPGA Module User Schematics (PDF) [5]
•Mercury+ KX2 FPGA Module Known Issues and Changes [6]
•Mercury+ KX2 FPGA Module Footprint (Altium, Eagle, Orcad and PADS) [7]
•Mercury+ KX2 FPGA Module 3D Model (PDF) [8]
•Mercury+ KX2 FPGA Module STEP 3D Model [9]
•Module Pin Connection Guidelines [10]
•Mercury Master Pinout [11]
•Enclustra Modules Heat Sink Application Note [15]
1.4 Accessories
1.4.1 Reference Design
The Mercury+ KX2 FPGA module reference design features an example configuration for the Kintex-7 FPGA
device, together with an example top level HDL file for the user logic.
A number of software applications are available for the reference design, that show how to initialize the
peripheral controllers and how to access the external devices. Pre-compiled binaries are included in the
archive, so that the user can easily check that the hardware is functional.
The reference design can be downloaded from the Enclustra download page [2].
D-0000-430-002 6 / 48 Version 06, 25.07.2019

1.4.2 Mercury+ PE1 Base Board
•168-pin Hirose FX10 module connectors (PE1-200: 2 connectors; PE1-300/400: 3 connectors)
•System controller
•Power control
•System monitor (PE1-300/400)
•Current sense (PE1-300/400)
•Low-jitter clock generator (PE1-300/400)
•Accelerometer/magnetometer/temperature sensor (PE1-300/400)
•microSD card holder
•User EEPROM
•eMMC managed NAND flash (PE1-300/400)
•PCIe ×4 interface
•USB 3.0 device connector
•USB 2.0 host connector (PE1-200: 1 connector; PE1-300/400: 4 connectors)
•Micro USB 2.0 device (UART, SPI, I2C, JTAG) connector
•2×RJ45 Gigabit Ethernet connectors
•mPCIe/mSATA card holder (USB only) (PE1-300/400)
•SIM card holder (optional, PE1-300/400 only)
•SMA clock and data in/out (optional, PE1-300/400 only)
•1×FMC LPC connector (PE1-200)
•1×FMC HPC connector (PE1-300)
•2×FMC LPC connector (PE1-400)
•2×40-pin Anios pin header
•3×12-pin Pmod™ pin header
•5 to 15 V DC supply voltage
•USB bus power (with restrictions)
Please note that the available features depend on the equipped Mercury module type and on the selected
base board variant.
1.5 Xilinx Tool Support
The FPGA devices equipped on the Mercury+ KX2 FPGA module are supported by the Vivado HL WebPACK
Edition or by the Vivado HL Design Edition software, depending on the device’s density. Table 1 presents
the correspondence between devices and tools. Please contact Xilinx for further information.
Module Xilinx Tool Support Costs
ME-KX2-160 Vivado HL WebPACK Edition Free of charge
ME-KX2-325 Vivado HL Design Edition Paid license required
ME-KX2-410 Vivado HL Design Edition Paid license required
Table 1: Xilinx Tool Support
D-0000-430-002 7 / 48 Version 06, 25.07.2019

2 Module Description
2.1 Block Diagram
Figure 1: Hardware Block Diagram
The main component of the Mercury+ KX2 FPGA module is the Xilinx Kintex-7 FPGA device. Most of its
I/O pins are connected to the Mercury module connectors, making 216 regular user I/Os available to the
user. Further, eight multi-gigabit transceivers with support for PCIe Gen2 ×8 are available on the module
connector.
The FPGA device can be configured with a bitstream residing in the on-board QSPI flash, via FTDI USB 2.0
controller fitted on the module, via an external microcontroller or via the JTAG interface connected to Mer-
cury module connector.
The memory subsystem is built from a 64 MB QSPI flash and 1 or 2 GB DDR3 SDRAM in the standard con-
figuration.
Further, the module is equipped with two Gigabit Ethernet PHYs, making it ideal for communication appli-
cations.
An FTDI USB 2.0 controller is fitted on the module to easily implement a communication link to a host PC.
On-board clock generation is based on a 100 MHz crystal oscillator and on a 200 MHz LVDS oscillator.
D-0000-430-002 8 / 48 Version 06, 25.07.2019

The module’s internal supply voltages are generated from a single input supply of 5 - 15 V DC. Some of
these voltages are available on the Mercury module connectors to supply circuits on the base board.
Four LEDs are connected to the FPGA pins for status signaling.
A real-time clock may be optionally equipped on the module and connected to the global I2C bus.
2.2 Module Configuration and Product Codes
Table 2 describes the available standard module configurations. Custom configurations are available; please
contact Enclustra for further information.
Product Code FPGA DDR3/DDR3L FTDI USB 2.0 Temperature
SDRAM Controller Range
ME-KX2-160-1C-D10 XC7K160T-1FBG676C 1 GB X0 to +70◦C
ME-KX2-160-2I-D11-P XC7K160T-2FFG676I 2 GB X-40 to +85◦C
ME-KX2-325-2I-D11-P XC7K325T-2FFG676I 2 GB X-40 to +85◦C
ME-KX2-410-2I-D11-P XC7K410T-2FFG676I 2 GB X-40 to +85◦C
Table 2: Standard Module Configurations
The product code indicates the module type and main features. Figure 2 describes the fields within the
product code.
Figure 2: Product Code Fields
Please note that for the first revision modules or early access modules, the product code may not respect
entirely this naming convention. Please contact Enclustra for details on this aspect.
2.3 Article Numbers and Article Codes
Every module is uniquely labeled, showing the article number and serial number. An example is presented
in Figure 3.
D-0000-430-002 9 / 48 Version 06, 25.07.2019

Figure 3: Module Label
The correspondence between article number and article code is shown in Table 3. The article code repre-
sents the product code, followed by the revision; the R suffix and number represent the revision number.
The revision changes and product known issues are described in the Mercury+ KX2 FPGA Module Known
Issues and Changes document [6].
Article Number Article Code
EN101582 ME-KX2-160-1C-D10-R1
EN101547 ME-KX2-160-2I-D11-P-R1
EN101574 ME-KX2-325-2I-D11-P-R1
EN101583 ME-KX2-410-2I-D11-P-R1
EN101775 ME-KX2-160-1C-D10-R2
EN101776 ME-KX2-160-2I-D11-P-R2
EN101777 ME-KX2-325-2I-D11-P-R2
EN101778 ME-KX2-410-2I-D11-P-R2
Table 3: Article Numbers and Article Codes
D-0000-430-002 10 / 48 Version 06, 25.07.2019

2.4 Top and Bottom Views
2.4.1 Top View
Figure 4: Module Top View
2.4.2 Bottom View
Figure 5: Module Bottom View
Please note that depending on the hardware revision and configuration, the module may look slightly dif-
ferent than shown in this document.
D-0000-430-002 11 / 48 Version 06, 25.07.2019

2.5 Top and Bottom Assembly Drawings
2.5.1 Top Assembly Drawing
Figure 6: Module Top Assembly Drawing
2.5.2 Bottom Assembly Drawing
Figure 7: Module Bottom Assembly Drawing
Please note that depending on the hardware revision and configuration, the module may look slightly dif-
ferent than shown in this document.
D-0000-430-002 12 / 48 Version 06, 25.07.2019

2.6 Module Footprint
Figure 8 shows the dimensions of the module footprint on the base board.
Enclustra offers Mercury and Mercury+ modules of various geometries having widths of 56, 64, 72 or 74
mm and having different topologies for the mounting holes. If different module types shall be fixed on the
base board by screws, additional mounting holes may be required to accommodate different modules. The
footprints of the module connectors for the base board design are available for different PCB design tools
(Altium, PADS, Eagle, Orcad) [7] and include the required information on the module sizes and holes.
The maximum component height on the base board under the module is dependent on the connector type.
Please refer to the Hirose FX10 series product website for detailed connector information [12].
The three connectors are called A (J700), B (J701) and C (J800).
Figure 8: Module Footprint - Top View
Warning!
It is possible to mount the Mercury+ KX2 FPGA module the wrong way round on the base board -
always check that the mounting holes on the base board are aligned with the mounting holes of the
Mercury+ KX2 FPGA module.
D-0000-430-002 13 / 48 Version 06, 25.07.2019

2.7 Mechanical Data
Table 4 describes the mechanical characteristics of the Mercury+ KX2 FPGA module. A 3D model (PDF) and
a STEP 3D model are available [8], [9].
Symbol Value
Size 74 ×54 mm
Component height top 3.0 mm
Component height bottom 1.3 mm
Weight 34 g
Table 4: Mechanical Data
2.8 Module Connector
Three Hirose FX10 168-pin 0.5 mm pitch headers with a total of 504 pins have to be integrated on the base
board. Up to four M3 screws may be used to mechanically fasten the module to the base board. Do not
use excessive force to tighten the screws, as this could damage the module.
The pinout of the module connector is found in the Mercury Master Pinout Excel Sheet [11]. The connector
is available in different packaging options and different stacking heights. Some examples are presented in
Table 5. Please refer to the connector datasheet for more information.
Reference Type Description
Mercury module connector FX10A-168S-SV Hirose FX10, 168-pin, 0.5 mm pitch
Base board connector FX10A-168P-SV(71) Hirose FX10, 168-pin, 0.5 mm pitch, 4 mm stacking
height
Base board connector FX10A-168P-SV1(71) Hirose FX10, 168-pin, 0.5 mm pitch, 5 mm stacking
height
Table 5: Module Connector Types
Figure 9 indicates the pin numbering for the Mercury module connectors from the top view of the base
board. The connector pins are numbered as follows:
•Connector A: from J700-1 to J700-168
•Connector B: from J701-1 to J701-168
•Connector C: from J800-1 to J800-168
D-0000-430-002 14 / 48 Version 06, 25.07.2019

Figure 9: Pin Numbering for the Module Connector
Warning!
Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board,
as this could damage the module and the base board; always make sure that the module is correctly
oriented before mounting it into the base board.
2.9 User I/O
2.9.1 Pinout
Information on the Mercury+ KX2 FPGA module pinout can be found in the Enclustra Mercury Master Pinout
[11], and in the additional document Enclustra Module Pin Connection Guidelines [10].
Warning!
Please note that the pin types on the schematics symbol of the module connector and in the Master
Pinout document are for reference only. On the Mercury+ KX2 FPGA module it may be possible that
the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT
signals, etc).
The naming convention for the user I/Os is:
IO_B<BANK>_L<PAIR>_<SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>
For example, IO_B15_L12_MRCC_AD5_E17_N is located on pin E17 of I/O bank 15, pair 12, it is an MRCC (Multi-
Region Clock Capable) pin and also an XADC auxiliary analog input capable pin, and it has negative polarity,
when used in a differential pair.
The multi-region clock capable pins are marked with “MRCC”, while the single region clock capable pins are
marked with “SRCC” in the signal name. For details on their function and usage, please refer to the Xilinx
documentation.
Table 6 includes information related to the total number of I/Os available in each I/O bank and possible
limitations.
D-0000-430-002 15 / 48 Version 06, 25.07.2019

Signal Name Signals Pairs Differential Single-ended I/O Bank
IO_B12_<...> 50 24 In/Out In/Out 12
IO_B13<...> 50 24 In/Out In/Out 13
IO_B14<...> 16 8 In/Out In/Out 14
IO_B15<...> 50 24 In/Out In/Out 15
IO_B16<...> 50 24 In/Out In/Out 16
Total 216 104 - - -
Table 6: User I/Os
Please note that for the 7 Series FPGAs there are restrictions on the VCCO voltage when using LVDS I/Os;
refer to Xilinx AR# 43989 for details.
2.9.2 Differential I/Os
When using differential pairs, a differential impedance of 100 Ωmust be matched on the base board, and
the two nets of a differential pair must have the same length.
The information regarding the length of the signal lines from the FPGA device to the module connector is
available in Mercury+ KX2 FPGA Module IO Net Length Excel Sheet [3]. This enables the user to match the
total length of the differential pairs on the base board if required by the application.
2.9.3 I/O Banks
Table 7 describes the main attributes of the FPGA I/O banks, and indicates which peripherals are connected
to each I/O bank. All I/O pins within a particular I/O bank must use the same I/O (VCC_IO) and reference
(VREF) voltages.
Bank Connectivity VCC_IO VREF
MGT Bank 115 Module connector 1.2 V -
MGT Bank 116 Module connector 1.2 V -
Bank 0 Configuration (JTAG, QSPI) User selectable -
VCC_CFG_B14
Bank 12 Module connector User selectable IO_B12_L6_VREF_W21_N
VCC_IO_B12 IO_B12_L19_VREF_AE21_N
Bank 13 Module connector User selectable IO_B13_L6_VREF_P25_N
VCC_IO_B13 IO_B13_L19_VREF_T19_N
Bank 14 QSPI flash, I2C, Ethernet User selectable -
PHYs, module connector VCC_CFG_B14
Continued on next page...
D-0000-430-002 16 / 48 Version 06, 25.07.2019

Bank Connectivity VCC_IO VREF
Bank 15 Module connector User selectable IO_B15_L6_VREF_D16_N
VCC_IO_B15 IO_B15_L19_A21_VREF_J20_N
Bank 16 Module connector User selectable IO_B16_L6_VREF_H11_N
VCC_IO_B16 IO_B16_L19_VREF_C13_N
Bank 32 DDR3 SDRAM, LEDs User selectable1 0.5 ×VCC_DDR3
VCC_DDR3
Bank 33 DDR3 SDRAM, FTDI USB 2.0 User selectable1 -
controller, LEDs VCC_DDR3
Bank 34 DDR3 SDRAM User selectable1 0.5 ×VCC_DDR3
VCC_DDR3
Table 7: I/O Banks
1
2.9.4 VREF Usage
I/O standards referenced using VREF can be used on the Mercury module connector. The reference voltage
has to be applied to all VREF pins of the respective I/O banks. If a bank is configured to use an I/O standard
that does not need a reference voltage, the VREF pins of this bank on the module connector are available
as user I/O pins.
The VREF pins are listed in the Mercury Master Pinout Excel Sheet [11].
Warning!
Use only VREF voltages compliant with the equipped FPGA device; any other voltages may damage
the equipped FPGA device, as well as other devices on the Mercury+ KX2 FPGA module.
Do not leave a VREF pin floating when the used I/O standard requires a reference voltage, as this may
damage the equipped FPGA device, as well as other devices on the Mercury+ KX2 FPGA module.
2.9.5 VCC_IO Usage
The VCC_IO voltages for the I/O banks located on the module connector are configurable by applying the
required voltage to the VCC_IO_B[x] or VCC_CFG_[x] pins. All VCC_IO_B[x] or VCC_CFG_[x] pins of the same
bank must be connected to the same voltage.
For compatibility with other Enclustra Mercury modules, it is recommended to use a single I/O voltage per
module connector.
1The DDR3 SDRAM supports voltages of 1.5 or 1.35 V. Please refer to Section 2.15 for details.
D-0000-430-002 17 / 48 Version 06, 25.07.2019

Signal Name FPGA Pins Supported Voltages Connector Connector Connector
A Pins B Pins C Pins
VCC_IO_B12 VCCO_12 1.0 V - 3.3 V ±5% 38, 41 - -
VCC_IO_B13 VCCO_13 1.0 V - 3.3 V ±5% - - 76, 116, 158
VCC_CFG_B14 VCCO_0 1.8 V, 2.5 V - 3.3 V ±5% 74, 77 - -
VCCO_14
VCC_IO_B15 VCCO_15 1.0 V - 3.3 V ±5% - 64, 88, 140,
143
-
VCC_IO_B16 VCCO_16 1.8 V - 3.3 V ±5% - 67, 95 -
Table 8: VCC_IO Pins
Note that the CFGBVS_0 pin is set automatically to GND (if VCC_CFG_B14 is less than or equal to 1.8 V) or to
VCCO (if VCC_CFG_B14 is 2.5 V or 3.3 V).
If the Mercury+ KX2 FPGA module is used in combination with a base board having only two module
connectors, the VCC_IO_B13 pin that powers I/O bank 13 is connected to the on-board generated 1.8 V
supply voltage.
Warning!
Use only VCC_IO voltages compliant with the equipped FPGA device; any other voltages may damage
the equipped FPGA device, as well as other devices on the Mercury+ KX2 FPGA module.
Do not leave a VCC_IO pin floating, as this may damage the equipped FPGA device, as well as other
devices on the Mercury+ KX2 FPGA module.
Warning!
Do not power the VCC_IO pins when PWR_GOOD and PWR_EN signals are not active. If the module
is not powered, you need to make sure that the VCC_IO voltages are disabled (for example, by using a
switch on the base board, which uses PWR_GOOD as enable signal). Figure 10 illustrates the VCC_IO
power requirements.
D-0000-430-002 18 / 48 Version 06, 25.07.2019

Figure 10: Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals
2.9.6 Signal Terminations
Differential Inputs
There are no external differential termination resistors on the Mercury+ KX2 FPGA module for differential
inputs. Differential input pairs on the module connector may be terminated either by external termination
resistors on the base board (close to the module pins), or by the FPGA device’s internal termination resistors.
Internal differential termination is available only for certain VCCO voltages; please refer to Xilinx AR# 43989
for details.
Single-Ended Outputs
There are no series termination resistors on the Mercury+ KX2 FPGA module for single-ended outputs. If
required, series termination resistors may be equipped on the base board (close to the module pins).
2.9.7 Analog Inputs
The Kintex-7 FPGA devices provide a dual 12-bit ADC. The auxiliary analog inputs of the FPGA device are
connected to the module connector; these I/Os have the abbreviation “AD” followed by the ADC channel in
the signal name.
The two dedicated ADC pins VP and VN are available on the module connector on pins A-110 and A-112
(FPGA_V_P/N). The ADC can also be used for internal voltage and temperature monitoring. For detailed
information, refer to the Xilinx 7 Series XADC User Guide [16].
The ADC lines are always used differentially; for single-ended applications, the *_N line must be connected
to GND.
Table 9 presents the ADC Parameters.
D-0000-430-002 19 / 48 Version 06, 25.07.2019

Parameter Value
VCC_ADC 1.8 V
GND_ADC 0 V (connected to GND via ferrite)
VREF_ADC 1.25 V
ADC Range 0-1 V
Sampling Rate per ADC 1 MSPS
Total number of channels 12 (1 dedicated channel, 11 auxiliary inputs)
Table 9: ADC Parameters
2.10 Multi-Gigabit Transceiver (MGT)
All I/O pairs of the eight Multi-Gigabit transceivers and the four reference input clock differential pairs are
routed directly to the module connector B.
Table 10 lists the available speeds for the MGT lines on the FPGA device. Refer to Section 2.2 for details on
the module configurations and equipped FPGA devices.
MGT Speed FPGA Device
6.6 Gbit/sec FPGA devices of speedgrade -1 or in FBG package
10.3125 Gbit/sec FPGA devices of speedgrade -2 in FFG package
Table 10: MGT Switching Characteristics on the Mercury+ KX2 FPGA module
Warning!
The maximum data rate on the MGT lines on the Mercury+ KX2 FPGA module depends on the routing
path for these signals. Adequate signal integrity over the full signal path must be ensured when using
MGTs at high performance rates.
Warning!
No AC coupling capacitors are placed on the Mercury+ KX2 FPGA module on the MGT lines - make
sure capacitors are mounted, if required, on the base board (close to the module pins), to prevent MGT
lines from being damaged.
D-0000-430-002 20 / 48 Version 06, 25.07.2019