Infineon TLD5099EP User manual

Voltage mode SEPIC evaluation kit
TLD5099EP
About this document
Product description
The TLD5099EP is an AEC qualified DC-DC boost controller, especially designed to drive LEDs.
• Built in diagnosis and protection features
• Pulse width modulator to implement a dimming function with reduced color shiing
• Spread spectrum modulator to improve the EMI performance
Scope and purpose
Scope of this user manual is to provide instructions on the use of TLD5099EP voltage-mode SEPIC evaluation
board.
Intended audience
This document is intended for engineers who need to perform measurements and check performance with
TLD5099EP voltage-mode SEPIC evaluation board.
Table of contents
About this document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table of contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1
1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
2 Quick start procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3 Auto-enable configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
4 Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
5 PCB layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
6 Bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
7Eiciency measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
8 Maximizing eiciency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
9 Minimizing EM emissions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14
Disclaimer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Z8F67904874
User guide Please read the sections "Important notice" and "Warnings" at the end of this document Rev.2.00
www.infineon.com 2022-02-04

1 Description
The Evaluation board for medium power application with TLD5099EP configured in voltage-mode SEPIC
topology will be explained. It can be implemented as a DC-DC power supply with constant voltage output.
The default configuration of the board is voltage-mode SEPIC topology without any additional features
enabled. In this configuration, it can deliver up to 12 W to the load with an eiciency above 85%. Auxiliary
circuits which protect the DC-DC and the load during short to ground, forcing the current to zero, are not
present. The short to ground current is limited to a few amps by the embedded current control loop.
Figure 1 Board picture
Voltage mode SEPIC evaluation kit
TLD5099EP
1 Description
User guide 2 Rev.2.00
2022-02-04

Figure 2 Simplified schematic
Table 1 Performance summary
Parameter Conditions Value
Input supply voltage Parameter degradation below 6.5 V 8 V to 27 V
Down to 6.5 V for less than 2 s
Maximum output current Resistive load 1 A
Switching frequency VIN = 13.2 V; spread spectrum "on" 400 kHz
Eiciency Measured with a 12 Ω power resistor as load > 85%
Output voltage range Output voltage related to ground 12 V
Output overvoltage protection Output voltage related to ground 16 V
Voltage mode SEPIC evaluation kit
TLD5099EP
1 Description
User guide 3 Rev.2.00
2022-02-04

2 Quick start procedure
The default configuration of the board has all additional features disabled. Jumper is placed in position 1-2.
In this configuration, ENABLE signal must be applied on X18 (max. 45 V). If another output voltage is required,
change the values of the voltage divider resistors R24, R25, and R26 according to the following equation:
VOUT
R24 +R25 +R26 ∙ R25 =VREF (1)
where VOUT is the desired output voltage and VREF = 300 mV is the feedback reference voltage. Correct device
functioning is achieved if voltages VFBH and VFBL on both terminals of R25 are greater than 3 V with respect to
ground.
Attention:On this board VOUT is set to 12 V by default. Increasing VOUT over the default level may damage
some components irreversibly.
The default configuration is depicted below:
Figure 3 Default configuration of the board
Voltage mode SEPIC evaluation kit
TLD5099EP
2 Quick start procedure
User guide 4 Rev.2.00
2022-02-04

3 Auto-enable configuration
By placing the jumper X5 on position 2-3, the device starts without any external enable signal because pin EN
(ENABLE) is connected directly to the positive rail (see Schematics for details).
Figure 4 Auto-enable configuration
Voltage mode SEPIC evaluation kit
TLD5099EP
3 Auto-enable configuration
User guide 5 Rev.2.00
2022-02-04

4 Schematics
0
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9




101110
03106
8





 !10"#
 !10"#
 !10"#
 !10"#
!10"#$ $ %&
!10"#$ $ %&
!10"#$ $ %&
!10"#$ $ %&
 $ %&'#
(%
$%')(
*+,-./0*
*+,-./0*112345
0*11234562378
3456237846*947:
37846*947:;<=>?@A=B
47:;<=>?@A=BCD6EF/G
@A=BCD6EF/GE
7:H@:BG:>-BEF
H@:BG:>-BEF:GAGI@BJ>
EF:GAGI@BJ>KL
7?7>/8>K-5>M3
8>K-5>M3
NO
O 54P2
54P24020Q'&
0Q'&R
0

S
$&#
2
2
8(O
2TU84""VQW
U84""VQWNVQ9W0W
VQ9W0WX(Y%#8
(Y%#8
$#
$VU
N%
U84""VQWN
84""VQWNVQ9
84""VQWNVQ9
ZON% [
N% [
XX%&'
\XX%#]
\XX%#]
\XX%#]
\XX%#]
NO$& 
O&% %
% %
!O8
V^%VP
0
1
4N
907
11(Y
!O8
1
2
0
_0
_0
Q8"Q3Q3UT3
3Q3UT3
$0
$0
$0
0`
!O8
!O8
NPWYU
NPWYU
NPWYU
3QRX%#(
X%#(P% a
% a%b(R'
%b(R'a1`cS
O#d#
4N
9"
9"
0Y
!O8
!O8
!O8
dQ)101008
0100814
U1
U1
0$
0
1
e0
e0
'%f(X%1Q
f(X%1Q
!O8
NP
V^WVO
V^WVO
V^WVO
!O8
0
1
e03
'%f(X%1Q
f(X%1Q
0
1
e05
'%f(X%1Q
f(X%1Q
4N
903
36XY
4N
902
36XY
0
3
1
2
9d6NT60T1QU
NT60T1QUTU
U3
U3
6$
9 
4N
92
3#6(Y
4N
90
90
0(Y
4N
91
91
0(Y
4N
95
95
0(Y
4N
96
96
0(Y
eU55T02dV
5T02dV
U0
U0
0(c
dOX(N
X(NgNPh7N
iQX(N
X(NgNPh02j1N
deX(N
X(NgNPh16N
dOX(N
X(NgNPh5#4Ng
h5#4Ng% 1 h
0
1
Q^9
e1
e1
0"24665
0
1
Q^9
e07
0"24665
2
0
O
9
1

)
e
7
3
9
0

U

0
!
80
80
0N
Figure 5 Input filter
Voltage mode SEPIC evaluation kit
TLD5099EP
4 Schematics
User guide 6 Rev.2.00
2022-02-04

0
0
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9




101110
03143
8





 !10"#
 !10"#
 !10"#
 !10"#
!10"#$ $ %&
!10"#$ $ %&
!10"#$ $ %&
!10"#$ $ %&
 $ %&'#
(%
$%')(
*+,-./0*
*+,-./0*112345
0*11234562378
3456237846*94:
37846*94:;<=>3?@
4:;<=>3?@ABC6DE/
3?@ABC6DE/?D
7=F<=A?=>-ADE
F<=A?=>-ADE=?G?H<AI>
DE=?G?H<AI>JK
7L7>/8>J-5>M3
8>J-5>M3
NO
O 54P2
54P24020Q'&
0Q'&R
0

S
$&#
2
2
8(O
3TU84""VQW
U84""VQWNVQ9W0W
VQ9W0WXQY%#
QY%#8
$#
$VU
N%
U84""VQWN
84""VQWNVQ9
84""VQWNVQ9
ZON% [
N% [
\\%&'
]\\%#^
]\\%#^
]\\%#^
]\\%#^
NO$& 
O&% %
% %
_`
1
N99
0
_9
3
aQ_X
2
VQ
VQ
04
04
9`XQ
7
V
0
0
a$VbcO9
00
00
ad
5
Q_X`
4
aU
6
`Na
"
!O8
01
01
VOQ_X
02
02
O
O
03
03
e0
e0
U84""VQ
NPWaU
NPWaU
NPWaU
4N
915
0a
!O8
05N
916
0(a
!O8
N99f4Ng
NPWaU
!O8
$%h
!O8
f3idS\%'\
S\%'\%(`Og
0
1
2
j4
j4
XT02T0TTN
2T0TTN
VkWVO
VkWVO
VkWVO
f0T1gVk%VP
k%VP
f1T2g%VP
%VP
!O8
0N
91"
0a
$01
$0
$
$
$
!O8
4N
90"
0(a
!O8
!O8
$7
$7
$7
0$
!O8
0
1
81
81
QXV!52VQl004
52VQl004
!O8
01N0
j7
j7
40
N99
NPWaU
!O8
!O8
0N
911
3#6(a
0N
910
3#6(a
!O8
0N
91
3#6(a
`Na^0l14NY
0l14NYN`e^05N
e^05N
1
2
0
b1
b1
Q814O53UT2
53UT2
74
$5
$5
2"i
$00
$0
1i
1i
1i
j2
j2
40
j3
j3
40
ad
aU
2
0
O
9
1
87
87
05
N99f4Ng
4N
925
0a
!O8
`emf01N0g
f01N0g
`eT
!O8
XQ)101018
0101814
U4
U4
0i$
XQ)101018
0101814
U2
U2
0i$
!O8
!O8
j10
40
cO9
NPWaU
N99f4Ng
O#X#
!O8
0N
901
3#6(a
0N
904
3#6(a
0N
905
3#6(a
O#X#
74
$13
2#"i
74
$14
11$
74
$15
3#6i
74
$0
2#2i
1401
$"
$"
2"$
0N
914
1#1a
1401
$4
$4
3#6$
0
1
Qk9
j04
0"24665
0
3
1
2
7136683112X
83112X
U6
11(d
$12
1i
1i
j1
8271T4
!O8
Figure 6 Main power
Voltage mode SEPIC evaluation kit
TLD5099EP
4 Schematics
User guide 7 Rev.2.00
2022-02-04

5 PCB layout
Figure 7 PCB layout top view
Figure 8 PCB layout bottom view
Voltage mode SEPIC evaluation kit
TLD5099EP
5 PCB layout
User guide 8 Rev.2.00
2022-02-04

6 Bill of material
Table 2 Bill of materials
Designator Value Manufacturer Manufacturer order number
C1, C2, C6, C7, C19 10 uF Murata GCM32EC71H106KA03
C9, C26, C36 100 nF AVX 06035C104K4Z2A
C12, C15, C20, C21 4.7 uF TDK CGA6M3X7S2A475K200AE
C13, C14 470 pF Murata GCM1885C1H471JA16
C16, C22 4.7 uF TDK CGA6M3X7S2A475K200AE
C18 220 uF Panasonic EEEFK1H221P
C25 2.2 nF Murata GCM2165C2A222FA16
C27 10 uF TDK CGA4J1X7S1C106K125AC
C29 100 nF TDK CGA4J2X7R2A104M125AE
C30 4.7 uF Kemet C1210C475K5RACAUTO
D1 10 V ON Semiconductor BZX84C10LT1G
D2 PMEG6030EP,115 Nexperia PMEG6030EP,115
D8 BAS16 Infineon Technologies BAS16
L1 10 uH Coilcra XAL6060-103MEB
L2 100 Ω @ 100 MHz TDK MPZ2012S101ATD25
L3, L5 1 kΩ @ 100 MHz TDK MPZ2012S102ATD25
L4 – TDK ACM70V-701-2PL-TL00
L7 22 uH TDK B82477D4223M000
Q1 IPD90P04P4L-04 Infineon Technologies IPD90P04P4L-04
Q2 IPD25N06S4L-30 Infineon Technologies IPD25N06S4L-30
R1 10 kΩ Vishay CRCW060310K0FK
R5 4.7 Ω Vishay CRCW25124R70FK
R6 39 kΩ Vishay CRCW080539K0FK
R8 10 Ω Vishay CRCW060310R0FK
R9 39 mΩ Vishay WSL2512R0390FEA
R10 3.3 kΩ Vishay CRCW08053K30FK
R11, R23 2 kΩ Vishay CRCW08052K00FK
R12 0 Ω Yageo AC0805JR-070RL
R24 3.9 kΩ Vishay CRCW08053K90FK
R25 220 Ω Vishay CRCW0805220RFK
R26 4.7 kΩ Vishay CRCW08054K70FK
U1 TLD5099EP Infineon Technologies TLD5099EP
X1, X14, X16 Solder Jumper 2 Pins – Solder Jumper 2 Pins
X2, X15, X18 1935776 Phoenix Contact 1935776
X3, X4, X8, X21 5001 Keystone 5001
(table continues...)
Voltage mode SEPIC evaluation kit
TLD5099EP
6 Bill of material
User guide 9 Rev.2.00
2022-02-04

Table 2 (continued) Bill of materials
Designator Value Manufacturer Manufacturer order number
X5 TSM-103-01-S-SV Samtec TSM-103-01-S-SV
X20 D3082-05 Harwin D3082-05
Voltage mode SEPIC evaluation kit
TLD5099EP
6 Bill of material
User guide 10 Rev.2.00
2022-02-04

7Eiciency measurements
Figure 9 Eiciency vs. input voltage
This eiciency performance has been obtained with:
Table 3 Parameters influencing eiciency
Output load 12 Ω power resistor
EMI filter Totally bypassed by closing the jumpers X1, X14 and X16
Eiciency performances can be increased, refer to Maximizing eiciency.
Voltage mode SEPIC evaluation kit
TLD5099EP
7 Eiciency measurements
User guide 11 Rev.2.00
2022-02-04

8 Maximizing eiciency
This evaluation board has been designed to reach a fair compromise between eiciency performance and EM
emissions compliance.
Nevertheless, if the maximum eiciency is needed, the following actions are suggested:
1. Remove the snubber circuit consisting of R5 and C25 or choose a lower value for the capacitor C25 (for
example 1 nF)
2. Bypass the whole EMI filter, by bridging the jumpers X1, X14 and X16
3. Bypass the output ferrite beads L3 and L5
4. Replace the main inductor L7 with one that boasts a lower parasitic DC resistance, for example
• TDK model B82477C6223M603
• TDK model B82477D6223M603
5. Bypass gate resistor R8
Voltage mode SEPIC evaluation kit
TLD5099EP
8 Maximizing eiciency
User guide 12 Rev.2.00
2022-02-04

9 Minimizing EM emissions
This evaluation board has been designed to reach a fair compromise between eiciency performance and EM
emissions compliance. Furthermore, this evaluation board can fulfill the class V of the CISPR25 in conducted
emissions from 150 kHz to 108 MHz.
Nevertheless, if the minimum EM emission is required, the following actions should be considered:
1. Choose a higher value for the capacitor C25 (for example 2.7 nF or 3.3 nF)
2. Include the whole EMI filter by removing bridges from the jumpers X1, X14 and X16
3. Replace the 10 Ω resistor R8 with a higher value such as 22 Ω or 33 Ω
4. With a short piece of wire connect the CHASSIS TERMINAL to the test ground plane as close as possible
to where the board is placed
Voltage mode SEPIC evaluation kit
TLD5099EP
9 Minimizing EM emissions
User guide 13 Rev.2.00
2022-02-04

Revision history
Table 4 Revision history
Document version Date of release Description of changes
Rev.2.00 2022-02-04 Second release related to evalboard S01_P01
• Editorial changes and rephrasing for clarity
• Updated all figures
• Rearranged connectors on evalboard
• Added ground bar on evalboard
Rev.1.00 2020-01-29 First release related to evalboard S00_P00
Voltage mode SEPIC evaluation kit
TLD5099EP
Revision history
User guide 14 Rev.2.00
2022-02-04

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.
Edition 2022-02-04
Published by
Infineon Technologies AG
81726 Munich, Germany
©2022 Infineon Technologies AG
All Rights Reserved.
Do you have a question about any
aspect of this document?
Email: [email protected]om
Document reference
IFX-pph1578654908400
IMPORTANT NOTICE
The information contained in this application note is
given as a hint for the implementation of the product
only and shall in no event be regarded as a description
or warranty of a certain functionality, condition
or quality of the product. Before implementation
of the product, the recipient of this application
note must verify any function and other technical
information given herein in the real application.
Infineon Technologies hereby disclaims any and all
warranties and liabilities of any kind (including without
limitation warranties of non-infringement of intellectual
property rights of any third party) with respect to any
and all information given in this application note.
The data contained in this document is exclusively
intended for technically trained sta. It is the
responsibility of customer’s technical departments to
evaluate the suitability of the product for the intended
application and the completeness of the product
information given in this document with respect to such
application.
WARNINGS
Due to technical requirements products may contain
dangerous substances. For information on the types
in question please contact your nearest Infineon
Technologies oice.
Except as otherwise explicitly approved by Infineon
Technologies in a written document signed by
authorized representatives of Infineon Technologies,
Infineon Technologies’ products may not be used in
any applications where a failure of the product or
any consequences of the use thereof can reasonably
be expected to result in personal injury.