Intel I7-900 DESKTOP PROCESSOR - VOLUME 2 User manual

Document Number: 320835-003
Intel®Core™ i7-900 Desktop
Processor Extreme Edition Series
and Intel®Core™ i7-900 Desktop
Processor Series
Datasheet, Volume 2
October 2009

2Datasheet
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,
BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS
PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER,
AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING
LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY
PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or
life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel
reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future
changes to them.
The Intel®Core™ i7-900 desktop processor Extreme Edition series and Intel®Core™ i7-900 desktop processor series may contain
design defects or errors known as errata which may cause the product to deviate from published specifications. Current
characterized errata are available on request.
ΔIntel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor
family, not across different processor families. See http://www.intel.com/products/processor_number for details. Over time
processor numbers will increment based on changes in clock, speed, cache, FSB, or other features, and increments are not
intended to represent proportional or quantitative increases in any particular feature. Current roadmap processor number
progression is not necessarily representative of future roadmaps. See www.intel.com/products/processor_number for details.
Hyper-Threading Technology requires a computer system with a processor supporting HT Technology and an HT Technology-
enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For
more information including details on which processors support HT Technology, see
http://www.intel.com/products/ht/hyperthreading_more.htm
Intel®64 requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled
for Intel®64. Processor will not operate (including 32-bit operation) without an Intel 64-enabled BIOS. Performance will vary
depending on your hardware and software configurations. See www.intel.com/info/em64t for more information including details on
which processors support Intel®64 or consult with your system vendor for more information.
± Intel®Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and
for some uses, certain platform software, enabled for it. Functionality, performance or other benefit will vary depending on
hardware and software configurations. Intel Virtualization Technology-enabled VMM applications are currently in development.
Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting
operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.
Enhanced Intel® SpeedStep Technology. See the Processor Spec Finder or contact your Intel representative for more information.
Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost
Technology performance varies depending on hardware, software and overall system configuration. Check with your PC
manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see www.intel.com.
Intel, Xeon, Enhanced Intel SpeedStep Technology and the Intel logo are trademarks of Intel Corporation in the United States and
other countries.
*Other brands and names are the property of their respective owners.
Copyright © 2008–2009, Intel Corporation.

Datasheet 3
Contents
1Introduction............................................................................................................11
1.1 Terminology .....................................................................................................11
1.1.1 Processor Terminology ..........................................................................11
1.2 References ....................................................................................................... 13
2 Register Description ................................................................................................15
2.1 Register Terminology......................................................................................... 15
2.2 Platform Configuration Structure .........................................................................16
2.3 Device Mapping.................................................................................................17
2.4 Detailed Configuration Space Maps ......................................................................18
2.5 PCI Standard Registers ......................................................................................36
2.5.1 VID - Vendor Identification Register ........................................................36
2.5.2 DID - Device Identification Register.........................................................36
2.5.3 RID - Revision Identification Register.......................................................37
2.5.4 CCR - Class Code Register .....................................................................37
2.5.5 HDR - Header Type Register...................................................................38
2.5.6 SID/SVID - Subsystem Identity/Subsystem Vendor
Identification Register ...........................................................................38
2.5.7 PCICMD - Command Register ................................................................. 39
2.5.8 PCISTS - PCI Status Register..................................................................40
2.6 SAD - System Address Decoder Registers............................................................. 41
2.6.1 SAD_PAM0123 .....................................................................................41
2.6.2 SAD_PAM456.......................................................................................43
2.6.3 SAD_HEN ............................................................................................44
2.6.4 SAD_SMRAM........................................................................................44
2.6.5 SAD_PCIEXBAR .................................................................................... 45
2.6.6 SAD_DRAM_RULE_0, SAD_DRAM_RULE_1, SAD_DRAM_RULE_2,
SAD_DRAM_RULE_3
SAD_DRAM_RULE_4, SAD_DRAM_RULE_5
SAD_DRAM_RULE_6, SAD_DRAM_RULE_7 ............................................... 45
2.6.7 SAD_INTERLEAVE_LIST_0, SAD_INTERLEAVE_LIST_1
SAD_INTERLEAVE_LIST_2, SAD_INTERLEAVE_LIST_3
SAD_INTERLEAVE_LIST_4, SAD_INTERLEAVE_LIST_5
SAD_INTERLEAVE_LIST_6, SAD_INTERLEAVE_LIST_7...............................46
2.7 Intel QPI Link Registers...................................................................................... 47
2.7.1 QPI_QPILCL_L0, QPI_QPILCL_L1 ............................................................47
2.8 Integrated Memory Controller Control Registers ....................................................47
2.8.1 MC_CONTROL ...................................................................................... 47
2.8.2 MC_STATUS.........................................................................................49
2.8.3 MC_SMI_SPARE_DIMM_ERROR_STATUS..................................................50
2.8.4 MC_SMI_SPARE_CNTRL.........................................................................51
2.8.5 MC_RESET_CONTROL............................................................................51
2.8.6 MC_CHANNEL_MAPPER..........................................................................52
2.8.7 MC_MAX_DOD...................................................................................... 53
2.8.8 MC_RD_CRDT_INIT...............................................................................54
2.8.9 MC_CRDT_WR_THLD.............................................................................55
2.8.10 MC_SCRUBADDR_LO.............................................................................55
2.8.11 MC_SCRUBADDR_HI .............................................................................56
2.9 TAD – Target Address Decoder Registers.............................................................. 57
2.9.1 TAD_DRAM_RULE_0, TAD_DRAM_RULE_1
TAD_DRAM_RULE_2, TAD_DRAM_RULE_3
TAD_DRAM_RULE_4, TAD_DRAM_RULE_5
TAD_DRAM_RULE_6, TAD_DRAM_RULE_7................................................57

4Datasheet
2.9.2 TAD_INTERLEAVE_LIST_0, TAD_INTERLEAVE_LIST_1
TAD_INTERLEAVE_LIST_2, TAD_INTERLEAVE_LIST_3
TAD_INTERLEAVE_LIST_4, TAD_INTERLEAVE_LIST_5
TAD_INTERLEAVE_LIST_6, TAD_INTERLEAVE_LIST_7................................58
2.10 Integrated Memory Controller Channel Control Registers.........................................59
2.10.1 MC_CHANNEL_0_DIMM_RESET_CMD
MC_CHANNEL_1_DIMM_RESET_CMD
MC_CHANNEL_2_DIMM_RESET_CMD.......................................................59
2.10.2 MC_CHANNEL_0_DIMM_INIT_CMD
MC_CHANNEL_1_DIMM_INIT_CMD
MC_CHANNEL_2_DIMM_INIT_CMD..........................................................60
2.10.3 MC_CHANNEL_0_DIMM_INIT_PARAMS
MC_CHANNEL_1_DIMM_INIT_PARAMS
MC_CHANNEL_2_DIMM_INIT_PARAMS.....................................................61
2.10.4 MC_CHANNEL_0_DIMM_INIT_STATUS
MC_CHANNEL_1_DIMM_INIT_STATUS
MC_CHANNEL_2_DIMM_INIT_STATUS .....................................................62
2.10.5 MC_CHANNEL_0_DDR3CMD
MC_CHANNEL_1_DDR3CMD
MC_CHANNEL_2_DDR3CMD....................................................................63
2.10.6 MC_CHANNEL_0_REFRESH_THROTTLE_SUPPORT
MC_CHANNEL_1_REFRESH_THROTTLE_SUPPORT
MC_CHANNEL_2_REFRESH_THROTTLE_SUPPORT......................................64
2.10.7 MC_CHANNEL_0_MRS_VALUE_0_1
MC_CHANNEL_1_MRS_VALUE_0_1
MC_CHANNEL_2_MRS_VALUE_0_1..........................................................64
2.10.8 MC_CHANNEL_0_MRS_VALUE_2
MC_CHANNEL_1_MRS_VALUE_2
MC_CHANNEL_2_MRS_VALUE_2 .............................................................65
2.10.9 MC_CHANNEL_0_RANK_PRESENT
MC_CHANNEL_1_RANK_PRESENT
MC_CHANNEL_2_RANK_PRESENT............................................................65
2.10.10 MC_CHANNEL_0_RANK_TIMING_A
MC_CHANNEL_1_RANK_TIMING_A
MC_CHANNEL_2_RANK_TIMING_A ..........................................................66
2.10.11 MC_CHANNEL_0_RANK_TIMING_B
MC_CHANNEL_1_RANK_TIMING_B
MC_CHANNEL_2_RANK_TIMING_B ..........................................................69
2.10.12 MC_CHANNEL_0_BANK_TIMING
MC_CHANNEL_1_BANK_TIMING
MC_CHANNEL_2_BANK_TIMING..............................................................70
2.10.13 MC_CHANNEL_0_REFRESH_TIMING
MC_CHANNEL_1_REFRESH_TIMING
MC_CHANNEL_2_REFRESH_TIMING.........................................................70
2.10.14 MC_CHANNEL_0_CKE_TIMING MC_CHANNEL_1_CKE_TIMING
MC_CHANNEL_2_CKE_TIMING................................................................71
2.10.15 MC_CHANNEL_0_ZQ_TIMING
MC_CHANNEL_1_ZQ_TIMING
MC_CHANNEL_2_ZQ_TIMING .................................................................71
2.10.16 MC_CHANNEL_0_RCOMP_PARAMS
MC_CHANNEL_1_RCOMP_PARAMS
MC_CHANNEL_2_RCOMP_PARAMS...........................................................72
2.10.17 MC_CHANNEL_0_ODT_PARAMS1
MC_CHANNEL_1_ODT_PARAMS1
MC_CHANNEL_2_ODT_PARAMS1.............................................................72
2.10.18 MC_CHANNEL_0_ODT_PARAMS2
MC_CHANNEL_1_ODT_PARAMS2
MC_CHANNEL_2_ODT_PARAMS2.............................................................73

Datasheet 5
2.10.19 MC_CHANNEL_0_ODT_MATRIX_RANK_0_3_RD
MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_RD
MC_CHANNEL_2_ODT_MATRIX_RANK_0_3_RD......................................... 73
2.10.20 MC_CHANNEL_0_ODT_MATRIX_RANK_4_7_RD
MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_RD
MC_CHANNEL_2_ODT_MATRIX_RANK_4_7_RD......................................... 74
2.10.21 MC_CHANNEL_0_ODT_MATRIX_RANK_0_3_WR
MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_WR
MC_CHANNEL_2_ODT_MATRIX_RANK_0_3_WR........................................ 74
2.10.22 MC_CHANNEL_0_ODT_MATRIX_RANK_4_7_WR
MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_WR
MC_CHANNEL_2_ODT_MATRIX_RANK_4_7_WR........................................ 74
2.10.23 MC_CHANNEL_0_WAQ_PARAMS
MC_CHANNEL_1_WAQ_PARAMS
MC_CHANNEL_2_WAQ_PARAMS .............................................................75
2.10.24 MC_CHANNEL_0_SCHEDULER_PARAMS
MC_CHANNEL_1_SCHEDULER_PARAMS
MC_CHANNEL_2_SCHEDULER_PARAMS ...................................................76
2.10.25 MC_CHANNEL_0_MAINTENANCE_OPS
MC_CHANNEL_1_MAINTENANCE_OPS
MC_CHANNEL_2_MAINTENANCE_OPS ..................................................... 76
2.10.26 MC_CHANNEL_0_TX_BG_SETTINGS
MC_CHANNEL_1_TX_BG_SETTINGS
MC_CHANNEL_2_TX_BG_SETTINGS........................................................77
2.10.27 MC_CHANNEL_0_RX_BGF_SETTINGS
MC_CHANNEL_1_RX_BGF_SETTINGS
MC_CHANNEL_2_RX_BGF_SETTINGS ......................................................77
2.10.28 MC_CHANNEL_0_EW_BGF_SETTINGS
MC_CHANNEL_1_EW_BGF_SETTINGS
MC_CHANNEL_2_EW_BGF_SETTINGS......................................................78
2.10.29 MC_CHANNEL_0_EW_BGF_OFFSET_SETTINGS
MC_CHANNEL_1_EW_BGF_OFFSET_SETTINGS
MC_CHANNEL_2_EW_BGF_OFFSET_SETTINGS .........................................78
2.10.30 MC_CHANNEL_0_ROUND_TRIP_LATENCY
MC_CHANNEL_1_ROUND_TRIP_LATENCY
MC_CHANNEL_2_ROUND_TRIP_LATENCY.................................................78
2.10.31 MC_CHANNEL_0_PAGETABLE_PARAMS1
MC_CHANNEL_1_PAGETABLE_PARAMS1
MC_CHANNEL_2_PAGETABLE_PARAMS1 ..................................................79
2.10.32 MC_CHANNEL_0_PAGETABLE_PARAMS2
MC_CHANNEL_1_PAGETABLE_PARAMS2
MC_CHANNEL_2_PAGETABLE_PARAMS2 ..................................................79
2.10.33 MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH0
MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH1
MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH2.......................................80
2.10.34 MC_TX_BG_CMD_OFFSET_SETTINGS_CH0
MC_TX_BG_CMD_OFFSET_SETTINGS_CH1
MC_TX_BG_CMD_OFFSET_SETTINGS_CH2...............................................80
2.10.35 MC_TX_BG_DATA_OFFSET_SETTINGS_CH0
MC_TX_BG_DATA_OFFSET_SETTINGS_CH1
MC_TX_BG_DATA_OFFSET_SETTINGS_CH2 ............................................. 80
2.10.36 MC_CHANNEL_0_ADDR_MATCH
MC_CHANNEL_1_ADDR_MATCH
MC_CHANNEL_2_ADDR_MATCH..............................................................81
2.10.37 MC_CHANNEL_0_ECC_ERROR_MASK
MC_CHANNEL_1_ECC_ERROR_MASK
MC_CHANNEL_2_ECC_ERROR_MASK.......................................................82
2.10.38 MC_CHANNEL_0_ECC_ERROR_INJECT
MC_CHANNEL_1_ECC_ERROR_INJECT
MC_CHANNEL_2_ECC_ERROR_INJECT.....................................................82

6Datasheet
2.10.39 Error Injection Implementation ...............................................................83
2.11 Integrated Memory Controller Channel Address Registers........................................84
2.11.1 MC_DOD_CH0_0, MC_DOD_CH0_1, MC_DOD_CH0_2 ................................84
2.11.2 MC_DOD_CH1_0, MC_DOD_CH1_1, MC_DOD_CH1_2 ................................85
2.11.3 MC_DOD_CH2_0, MC_DOD_CH2_1, MC_DOD_CH2_2 ................................86
2.11.4 MC_SAG_CH0_0, MC_SAG_CH0_1, MC_SAG_CH0_2
MC_SAG_CH0_3, MC_SAG_CH0_4, MC_SAG_CH0_5
MC_SAG_CH0_6, MC_SAG_CH0_7, MC_SAG_CH1_0
MC_SAG_CH1_1, MC_SAG_CH1_2, MC_SAG_CH1_3
MC_SAG_CH1_4, MC_SAG_CH1_5, MC_SAG_CH1_6
MC_SAG_CH1_7, MC_SAG_CH2_0, MC_SAG_CH2_1
MC_SAG_CH2_2, MC_SAG_CH2_3, MC_SAG_CH2_4
MC_SAG_CH2_5, MC_SAG_CH2_6, MC_SAG_CH2_7..................................87
2.12 Integrated Memory Controller Channel Rank Registers............................................88
2.12.1 MC_RIR_LIMIT_CH0_0, MC_RIR_LIMIT_CH0_1
MC_RIR_LIMIT_CH0_2, MC_RIR_LIMIT_CH0_3
MC_RIR_LIMIT_CH0_4, MC_RIR_LIMIT_CH0_5
MC_RIR_LIMIT_CH0_6, MC_RIR_LIMIT_CH0_7
MC_RIR_LIMIT_CH1_0, MC_RIR_LIMIT_CH1_1
MC_RIR_LIMIT_CH1_2, MC_RIR_LIMIT_CH1_3
MC_RIR_LIMIT_CH1_4, MC_RIR_LIMIT_CH1_5
MC_RIR_LIMIT_CH1_6, MC_RIR_LIMIT_CH1_7
MC_RIR_LIMIT_CH2_0, MC_RIR_LIMIT_CH2_1
MC_RIR_LIMIT_CH2_2, MC_RIR_LIMIT_CH2_3
MC_RIR_LIMIT_CH2_4, MC_RIR_LIMIT_CH2_5
MC_RIR_LIMIT_CH2_6, MC_RIR_LIMIT_CH2_7 .........................................88
2.12.2 MC_RIR_WAY_CH0_0, MC_RIR_WAY_CH0_1
MC_RIR_WAY_CH0_2, MC_RIR_WAY_CH0_3
MC_RIR_WAY_CH0_4, MC_RIR_WAY_CH0_5
MC_RIR_WAY_CH0_6, MC_RIR_WAY_CH0_7
MC_RIR_WAY_CH0_8, MC_RIR_WAY_CH0_9
MC_RIR_WAY_CH0_10, MC_RIR_WAY_CH0_11
MC_RIR_WAY_CH0_12, MC_RIR_WAY_CH0_13
MC_RIR_WAY_CH0_14, MC_RIR_WAY_CH0_15
MC_RIR_WAY_CH0_16, MC_RIR_WAY_CH0_17
MC_RIR_WAY_CH0_18, MC_RIR_WAY_CH0_19
MC_RIR_WAY_CH0_20, MC_RIR_WAY_CH0_21
MC_RIR_WAY_CH0_22, MC_RIR_WAY_CH0_23
MC_RIR_WAY_CH0_24, MC_RIR_WAY_CH0_25
MC_RIR_WAY_CH0_26, MC_RIR_WAY_CH0_27
MC_RIR_WAY_CH0_28, MC_RIR_WAY_CH0_29
MC_RIR_WAY_CH0_30, MC_RIR_WAY_CH0_31.........................................89
2.12.3 MC_RIR_WAY_CH1_0, MC_RIR_WAY_CH1_1
MC_RIR_WAY_CH1_2, MC_RIR_WAY_CH1_3
MC_RIR_WAY_CH1_4, MC_RIR_WAY_CH1_5
MC_RIR_WAY_CH1_6, MC_RIR_WAY_CH1_7
MC_RIR_WAY_CH1_8, MC_RIR_WAY_CH1_9
MC_RIR_WAY_CH1_10, MC_RIR_WAY_CH1_11
MC_RIR_WAY_CH1_12, MC_RIR_WAY_CH1_13
MC_RIR_WAY_CH1_14, MC_RIR_WAY_CH1_15
MC_RIR_WAY_CH1_16, MC_RIR_WAY_CH1_17
MC_RIR_WAY_CH1_18, MC_RIR_WAY_CH1_19
MC_RIR_WAY_CH1_20, MC_RIR_WAY_CH1_21
MC_RIR_WAY_CH1_22, MC_RIR_WAY_CH1_23
MC_RIR_WAY_CH1_24, MC_RIR_WAY_CH1_25
MC_RIR_WAY_CH1_26, MC_RIR_WAY_CH1_27
MC_RIR_WAY_CH1_28, MC_RIR_WAY_CH1_29
MC_RIR_WAY_CH1_30, MC_RIR_WAY_CH1_31.........................................90
2.12.4 MC_RIR_WAY_CH2_0, MC_RIR_WAY_CH2_1
MC_RIR_WAY_CH2_2, MC_RIR_WAY_CH2_3
MC_RIR_WAY_CH2_4, MC_RIR_WAY_CH2_5

Datasheet 7
MC_RIR_WAY_CH2_6, MC_RIR_WAY_CH2_7
MC_RIR_WAY_CH2_8, MC_RIR_WAY_CH2_9
MC_RIR_WAY_CH2_10, MC_RIR_WAY_CH2_11
MC_RIR_WAY_CH2_12, MC_RIR_WAY_CH2_13
MC_RIR_WAY_CH2_14, MC_RIR_WAY_CH2_15
MC_RIR_WAY_CH2_16, MC_RIR_WAY_CH2_17
MC_RIR_WAY_CH2_18, MC_RIR_WAY_CH2_19
MC_RIR_WAY_CH2_20, MC_RIR_WAY_CH2_21
MC_RIR_WAY_CH2_22, MC_RIR_WAY_CH2_23
MC_RIR_WAY_CH2_24, MC_RIR_WAY_CH2_25
MC_RIR_WAY_CH2_26, MC_RIR_WAY_CH2_27
MC_RIR_WAY_CH2_28, MC_RIR_WAY_CH2_29
MC_RIR_WAY_CH2_30, MC_RIR_WAY_CH2_31 ........................................ 91
2.13 Memory Thermal Control.................................................................................... 92
2.13.1 MC_THERMAL_CONTROL0
MC_THERMAL_CONTROL1
MC_THERMAL_CONTROL2......................................................................92
2.13.2 MC_THERMAL_STATUS0
MC_THERMAL_STATUS1
MC_THERMAL_STATUS2 ........................................................................ 92
2.13.3 MC_THERMAL_DEFEATURE0
MC_THERMAL_DEFEATURE1
MC_THERMAL_DEFEATURE2...................................................................93
2.13.4 MC_THERMAL_PARAMS_A0
MC_THERMAL_PARAMS_A1
MC_THERMAL_PARAMS_A2....................................................................93
2.13.5 MC_THERMAL_PARAMS_B0
MC_THERMAL_PARAMS_B1
MC_THERMAL_PARAMS_B2....................................................................94
2.13.6 MC_COOLING_COEF0
MC_COOLING_COEF1
MC_COOLING_COEF2............................................................................ 94
2.13.7 MC_CLOSED_LOOP0
MC_CLOSED_LOOP1
MC_CLOSED_LOOP2 ............................................................................. 95
2.13.8 MC_THROTTLE_OFFSET0
MC_THROTTLE_OFFSET1
MC_THROTTLE_OFFSET2 .......................................................................95
2.13.9 MC_RANK_VIRTUAL_TEMP0
MC_RANK_VIRTUAL_TEMP1
MC_RANK_VIRTUAL_TEMP2 ...................................................................96
2.13.10 MC_DDR_THERM_COMMAND0
MC_DDR_THERM_COMMAND1
MC_DDR_THERM_COMMAND2................................................................96
2.13.11 MC_DDR_THERM_STATUS0
MC_DDR_THERM_STATUS1
MC_DDR_THERM_STATUS2....................................................................97
2.14 Integrated Memory Controller Miscellaneous Registers............................................97
2.14.1 MC_DIMM_CLK_RATIO_STATUS .............................................................97
2.14.2 MC_DIMM_CLK_RATIO ..........................................................................98

8Datasheet
Tables
1-1 References........................................................................................................13
2-1 Functions Specifically Handled by the Processor.....................................................17
2-2 Device 0, Function 0: Generic Non-core Registers ..................................................18
2-3 Device 0, Function 1: System Address Decoder Registers........................................19
2-4 Device 2, Function 0: Intel QPI Link 0 Registers.....................................................20
2-5 Device 2, Function 1: Intel QPI Physical 0 Registers ...............................................21
2-6 Device 3, Function 0: Integrated Memory Controller Registers .................................22
2-7 Device 3, Function 1: Target Address Decoder Registers .........................................23
2-8 Device 4, Function 0: Integrated Memory Controller Channel 0
Control Registers...............................................................................................24
2-9 Device 4, Function 1: Integrated Memory Controller Channel 0
Address Registers..............................................................................................25
2-10 Device 4, Function 2: Integrated Memory Controller Channel 0
Rank Registers ..................................................................................................26
2-11 Device 4, Function 3: Integrated Memory Controller Channel 0
Thermal Control Registers...................................................................................27
2-12 Device 5, Function 0: Integrated Memory Controller Channel 1
Control Registers...............................................................................................28
2-13 Device 5, Function 1: Integrated Memory Controller Channel 1
Address Registers..............................................................................................29
2-14 Device 5, Function 2: Integrated Memory Controller Channel 1
Rank Registers ..................................................................................................30
2-15 Device 5, Function 3: Integrated Memory Controller Channel 1
Thermal Control Registers...................................................................................31
2-16 Device 6, Function 0: Integrated Memory Controller Channel 2
Control Registers...............................................................................................32
2-17 Device 6, Function 1: Integrated Memory Controller Channel 2
Address Registers..............................................................................................33
2-18 Device 6, Function 2: Integrated Memory Controller Channel 2
Rank Registers ..................................................................................................34
2-19 Device 6, Function 3: Integrated Memory Controller Channel 2
Thermal Control Registers...................................................................................35

Datasheet 9
Revision History
Revision
Number Description Date
-001 • Initial release. November 2008
-002 • Updated section 2.2 and Table 2.3. November 2008
-003 • Updated document title and Introduction chapter October 2009

10 Datasheet