Intel Processor IQ80332 User manual

Intel®IQ80332 I/O Processor
Evaluation Platform Board Manual
September 2004
Document Number: 274069-001US

2 September, 2004 Document Number: 274069-001US
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY
ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN
INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS
ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER
INTELLECTUAL PROPERTY RIGHT.
Intel products are not intended for use in medical, life saving, life sustaining applications.
Intel may make changes to specifications and product descriptions at any time, without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
Intel®internal code names are subject to change.
THIS SPECIFICATION, THE Intel®IQ80332 IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY
WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE
ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.
Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license,
express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.
Copyright © Intel Corporation, 2004
AlertVIEW, i960, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, Commerce Cart, CT Connect, CT Media, Dialogic,
DM3, EtherExpress, ETOX, FlashFile, GatherRound, i386, i486, iCat, iCOMP, Insight960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740,
IntelDX2, IntelDX4, IntelSX2, Intel ChatPad, Intel Create&Share, Intel Dot.Station, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel
NetBurst, Intel NetStructure, Intel Play, Intel Play logo, Intel Pocket Concert, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation,
Intel WebOutfitter, Intel Xeon, Intel XScale, Itanium, JobAnalyst, LANDesk, LanRover, MCS, MMX, MMX logo, NetPort, NetportExpress, Optimizer
logo, OverDrive, Paragon, PC Dads, PC Parents, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, ProShare,
RemoteExpress, Screamline, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, This Way In,
TokenExpress, Trillium, Vivonic, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and
other countries.
The ARM* and ARM Powered logo marks (the ARM marks) are trademarks of ARM, Ltd., and Intel uses these marks under license from ARM, Ltd.
*Other names and brands may be claimed as the property of others.

Document Number: 274069-001US September, 2004 3
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
Contents
1 Introduction....................................................................................................................................9
1.1 Document Purpose and Scope.............................................................................................9
1.2 Other Related Documents ....................................................................................................9
1.3 Electronic Information ......................................................................................................... 10
1.4 Component References...................................................................................................... 10
1.5 Terms and Definitions.........................................................................................................11
1.6 Intel®80332 I/O Processor .................................................................................................12
1.7 Intel®IQ80332 I/O Processor Evaluation Platform Board Features ...................................14
2 Getting Started.............................................................................................................................15
2.1 Kit Content ..........................................................................................................................15
2.2 Hardware Installation .......................................................................................................... 15
2.2.1 First-Time Installation and Test..............................................................................15
2.2.2 Power Requirements .............................................................................................16
2.3 Factory Settings..................................................................................................................17
2.4 Development Strategy ........................................................................................................17
2.4.1 Supported Tool Buckets ........................................................................................17
2.4.2 Contents of the Flash.............................................................................................17
2.5 Target Monitors...................................................................................................................18
2.5.1 RedHat RedBoot....................................................................................................18
2.6 Host Communications Examples........................................................................................19
2.6.1 Serial-UART Communication.................................................................................19
2.6.2 JTAG Debug Communication ................................................................................19
2.6.3 Network Communication........................................................................................20
2.6.4 GNUPro GDB/Insight.............................................................................................21
2.6.4.1 Communicating with RedBoot................................................................21
2.6.4.2 Connecting with GDB.............................................................................23
3 Hardware Reference Section ......................................................................................................25
3.1 Functional Diagram.............................................................................................................25
3.2 Board Form-Factor/Connectivity.........................................................................................26
3.3 Power..................................................................................................................................27
3.4 Memory Subsystem ............................................................................................................28
3.4.1 DDR SDRAM .........................................................................................................28
3.4.1.1 Battery Backup.......................................................................................28
3.4.2 Flash Memory Requirements.................................................................................29
3.5 Interrupt Routing .................................................................................................................30
3.6 Intel®IQ80332 I/O Processor Evaluation Platform Board Peripheral Bus..........................31
3.6.1 Flash ROM.............................................................................................................32
3.6.2 UART .....................................................................................................................33
3.6.3 Non-Volatile RAM ..................................................................................................33
3.6.4 Audio Buzzer .........................................................................................................33
3.6.5 HEX Display...........................................................................................................33
3.6.6 Rotary Switch.........................................................................................................33
3.6.7 Battery Status ........................................................................................................34
3.7 Debug Interface ..................................................................................................................35

4 September, 2004 Document Number: 274069-001US
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
3.7.1 Console Serial Port................................................................................................35
3.7.2 JTAG Debug .......................................................................................................... 36
3.7.2.1 JTAG Port ..............................................................................................36
3.8 Board Reset Scheme..........................................................................................................37
3.9 Switches and Jumpers........................................................................................................ 38
3.9.1 Switch Summary....................................................................................................38
3.9.2 Default Switch Settings of S7A1- Visual................................................................ 38
3.9.3 Jumper Summary .................................................................................................. 39
3.9.4 Connector Summary..............................................................................................39
3.9.5 General Purpose Input/Output Header .................................................................. 39
3.9.6 Detail Descriptions of Switches/Jumpers...............................................................40
3.9.6.1 Switch S1C2: 80332 Reset....................................................................40
3.9.6.2 Switch S6A1: BPCI-X Reset ..................................................................40
3.9.6.3 Switch S8A1: Rotary ..............................................................................40
3.9.6.4 Switch S7A1...........................................................................................40
3.9.6.4.1 S7A1-1: PCI-X Bus A Speed Enable corresponding to signal
name PBI_AD340
3.9.6.4.2 S7A1-2: Reset IOP core corresponding to signal name
PBI_AD540
3.9.6.4.3 S7A1-3: Configration Cycle Enable corresponding to signal
name PBI_AD641
3.9.6.4.4 S7A1-4: PCI-X Bus B Speed Enable corresponding to signal
name PBI_AD1041
3.9.6.4.5 S7A1-5: PCI-X Bus B Hot-Plug Reset Disable corresponding
to signal name PBI_AD1141
3.9.6.4.6 Switch S7A1- 6: Hot Plug Capable Disabled corresponding to
signal name PBI_AD1541
3.9.6.4.7 Switch S7A1 - 7: SMBUS Manageability Address Bit 0 corre-
sponding to signal name PBI_AD1742
3.9.6.4.8 Switch S7A1 - 8: SMBUS Manageability Address Bit 3 corre-
sponding to signal name PBI_AD1842
3.9.6.4.9 Switch S7A1- 9:SMBUS Manageability Address Bit 2 corre-
sponding to signal name PBI_AD1742
3.9.6.4.10 Switch S7A1- 10: SMBUS Manageability Address Bit 1 corre-
sponding to signal name PBI_AD1642
3.9.6.5 Jumper J7D1: Flash bit-width ................................................................ 43
3.9.6.6 Jumper J1C1: JTAG Chain ....................................................................43
3.9.6.7 Jumper J1D2: UART Control ................................................................. 43
3.9.6.8 Jumper J7B4: SMBus Header ...............................................................44
3.9.6.9 Jumper J9D3: Buzzer Volume Control................................................... 44
4 Software Reference.....................................................................................................................45
4.1 DRAM ................................................................................................................................. 45
4.2 Components on the Peripheral Bus.................................................................................... 45
4.2.1 Flash ROM............................................................................................................. 46
4.2.2 Peripheral Bus Memory Map .................................................................................47
4.3 Board Support Package (BSP) Examples ..........................................................................48
4.3.1 Intel®80332 I/O Processor Memory Map.............................................................. 48
4.3.2 RedBoot* Intel®80332 I/O Processor Memory Map .............................................49
4.3.3 RedBoot Intel®80332 I/O Processor Files ............................................................ 49
4.3.4 RedBoot 80332 DDR Memory Initialization Sequence ..........................................50
A IQ80321 and IQ80332 Comparisons...........................................................................................51

Document Number: 274069-001US September, 2004 5
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
B Getting Started and Debugger ...................................................................................................53
B.1 Introduction .........................................................................................................................53
B.1.1 Purpose .................................................................................................................53
B.1.2 Necessary Hardware and Software .......................................................................53
B.1.3 Related Documents ...............................................................................................53
B.1.4 Related Web Sites .................................................................................................54
B.2 Setup ..................................................................................................................................55
B.2.1 Hardware Setup.....................................................................................................55
B.2.2 Software Setup ......................................................................................................56
B.3 New Project Setup .............................................................................................................. 57
B.3.1 Creating a New Project..........................................................................................57
B.3.2 Configuration .........................................................................................................58
B.4 Flashing with JTAG.............................................................................................................59
B.4.1 Overview................................................................................................................59
B.4.2 Using Flash Programmer.......................................................................................60
B.5 Debugging Out of Flash......................................................................................................61
B.6 Building an Executable File From Example Code ..............................................................61
B.7 Running the Code|Lab Debugger .......................................................................................62
B.7.1 Launching and Configuring Debugger ................................................................... 62
B.7.2 Manually Loading and Executing an Application Program.....................................62
B.7.3 Displaying Source Code ........................................................................................63
B.7.4 Using Breakpoints..................................................................................................63
B.7.5 Stepping Through the Code...................................................................................64
B.7.6 Setting Code|Lab Debug Options .......................................................................... 64
B.8 Exploring the Code|Lab Debug Windows ...........................................................................65
B.8.1 Toolbar Icons .........................................................................................................65
B.8.2 Workspace Window ...............................................................................................65
B.8.3 Source Code..........................................................................................................65
B.8.4 4 Debug and Console Windows ............................................................................65
B.8.5 Memory Window ....................................................................................................65
B.8.6 Registers Window .................................................................................................. 66
B.8.7 Watch Window .......................................................................................................66
B.8.8 Variables Window ..................................................................................................66
B.9 Debugging Basics ...............................................................................................................67
B.9.1 Overview................................................................................................................67
B.9.2 Hardware and Software Breakpoints .....................................................................67
B.9.2.1 Software Breakpoints.............................................................................67
B.9.2.2 Hardware Breakpoints ...........................................................................67
B.9.3 C.9.3 Exceptions/Trapping ....................................................................................68

6 September, 2004 Document Number: 274069-001US
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
Figures
1Intel
®80332 I/O Processor Block Diagram ................................................................................ 13
2 Serial-UART Communication .....................................................................................................19
3 JTAG Debug Communication .....................................................................................................19
4 Network Communication Example .............................................................................................20
5 Functional Block Diagram...........................................................................................................25
6 Board Form Factor ..................................................................................................................... 26
7Intel
®IQ80332 I/O Processor Evaluation Platform Board Peripheral Bus Topology..................31
8 Flash Connection on Peripheral Bus ..........................................................................................32
9 JTAG Port Pin-out ...................................................................................................................... 36
10 RESET Sources ......................................................................................................................... 37
11 Default Switch Setting Switch S7A1...........................................................................................38
12 Flash Connection to Peripheral Bus ........................................................................................... 46
13 Intel®80332 I/O Processor Memory Map................................................................................... 48
14 Intel®80332 I/O Processor Hardware Setup Flow Chart ...........................................................55
15 Software Flow Diagram ..............................................................................................................56

Document Number: 274069-001US September, 2004 7
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
Examples
1Intel
®80332 I/O Processor Related Documentation List.............................................................. 9
2 Electronic Information .................................................................................................................10
3 Component Reference................................................................................................................10
4 Terms and Definitions.................................................................................................................11
5 Summary of Features .................................................................................................................14
6 Form-Factor/Connectivity Features ............................................................................................26
7 Power Features ..........................................................................................................................27
8 Flash Memory Requirements......................................................................................................29
9 External Interrupt Routing to Intel®80332 I/O Processor ...........................................................30
10 Peripheral Bus Features .............................................................................................................31
11 Flash ROM Features ..................................................................................................................32
12 Rotary Switch Requirements ...................................................................................................... 33
13 Battery Status Buffer Requirements ........................................................................................... 34
14 Reset Requirements/Schemes ...................................................................................................37
15 Switch Summary.........................................................................................................................38
16 Switch S7A1 ...............................................................................................................................38
17 Jumper Summary .......................................................................................................................39
18 Connector Summary...................................................................................................................39
19 J2D2 GPIO Header Definition..................................................................................................... 39
20 Rotary Switch Settings................................................................................................................40
21 S7A1-1: PCI-X Bus A Speed Enable ..........................................................................................40
22 Switch S7A1-2: Reset IOP: Settings and Operation Mode.........................................................40
23 Switch S7A1-3: RETRY: Settings and Operation Mode .............................................................41
24 S7A1-4: PCI-X Bus B Speed Enable: Settings and Operation Mode .........................................41
25 S7A1-5: PCI-X Bus B Hot-Plug Reset Disable: Settings and Operation Mode ..........................41
26 Switch S7A1- 6: Hot Plug Capable Disabled: Settings and Operation Mode .............................41
27 Switch S7A1 - 7: SMBUS Manageability Address Bit 0: Settings and Operation Mode .............42
28 Switch S7A1 - 8: SMBUS Manageability Address Bit 3: Settings and Operation Mode .............42
29 Switch S7A1 - 9: SMBUS Manageability Address Bit 2: Settings and Operation Mode .............42
30 Switch S7A1 - 10: SMBUS Slave Address 0: Settings and Operation Mode .............................42
31 Jumper J7D1: Descriptions......................................................................................................... 43
32 Jumper J7D1: Settings and Operation Mode..............................................................................43
33 Jumper J1C1: Descriptions......................................................................................................... 43
34 Jumper J1C1: Settings and Operation Mode..............................................................................43
35 Jumper J1D2: Descriptions......................................................................................................... 43
36 Jumper J1D2: Settings and Operation Mode..............................................................................43
37 Jumper J7B4: Descriptions.........................................................................................................44
38 Jumper J7B4: Settings and Operation Mode..............................................................................44
39 Jumper J9D3: Descriptions......................................................................................................... 44
40 Jumper J9D3: Settings and Operation Mode..............................................................................44
41 Peripheral Bus Memory Map ......................................................................................................47
42 Intel®IQ80321 Evaluation Platform Board and Intel®IQ80332 I/O processor evaluation platform
board Comparisons51
43 Related Documents ....................................................................................................................53

8 September, 2004 Document Number: 274069-001US
Intel®IQ80332 I/O Processor Evaluation Platform Board Manual
Contents
Revision History
Date Revision Description
27 September 2004 001 Initial Release.

Evaluation Platform Board Manual 9
Introduction 1
1.1 Document Purpose and Scope
This document describes the Intel®IQ80332 I/O processor evaluation platform board (IQ80332)
using DDR-II 400 MHz SDRAM. The Intel®80332 I/O processor (80332) is intended for rapid,
intelligent I/O development. The 80332 is a multi-function device that integrates the Intel XScale®
core (ARM* architecture compliant) with intelligent peripherals including a PCI Express bus
application bridge.
1.2 Other Related Documents
Intel documentation is available from the local Intel Sales Representative or Intel Literature Sales.
To obtain Intel literature write to or call:
Intel Corporation
Literature Sales
P.O. Box 5937
Denver, CO 80217-9808
(1-800-548-4725) or visit the Intel website at http://www.intel.com
Table 1. Intel®80332 I/O Processor Related Documentation List
Document Number
Intel®80332 I/O Processor Developer’s Manual 274065
Intel®80332 I/O Processor Datasheet 274066
Intel®80332 I/O Processor Design Guide 273824
Intel®80332 I/O Processor Specification Update 273927
Intel®80332 I/O Processor JTAG Support White Paper 273963
Intel®80332 I/O Processor Product Brief 302746
Intel®80321 Software Conversion to the Intel®80332 I/O Processor Application Note 273890
Intel®Flash Recovery Utility (FRU) Reference Manual 274071
IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE JTAG-1149.1-1990) http://www.ieee.org
PCI Local Bus Specification, Revision 2.3 - PCI Special Interest Group
PCI Express Specification, Revision 1.0a - PCI Special Interest Group
PCI Express Base Specification 1.0a - PCI Special Interest Group
PCI Express Card Electromechanical Specification 1.0a - PCI Special Interest Group
PCI Local Bus Specification, Revision 2.3 - PCI Special Interest Group
PCI-X Specification, Revision 1.0b - PCI Special Interest Group
PCI Bus Power Management Interface Specification, Revision 1.1 - PCI Special Interest Group
PCI Bus Hot-Plug Specification, Revision 1.1 - PCI Special Interest Group
http://www.pcisig.com
/specifications

10 Evaluation Platform Board Manual
Intel®IQ80332 I/O Processor
Introduction
1.3 Electronic Information
1.4 Component References
Table 3 provides additional information on the major components of 80332.
Table 2. Electronic Information
Support Type Location/Contact
The Intel World-Wide Web (WWW) Location: http://www.intel.com
Customer Support (US and Canada): 1-916-377-7000
Table 3. Component Reference
Component Part Number Additional Information
Intel
StrataFlash®
Memory
28F640J3C •Manufacturer: Intel Corporation
• URL: http://developer.intel.com/design/flcomp/prodbref/298044.htm
Intel(R)
Gigabit
Ethernet
Controller
82545EM • Manufacturer: Intel Corporation
• URL: http://developer.intel.com/design/network/products/lan/controllers/82545.htm
Rotary Switch DR FC 16
•Manufacturer: Grayhill*
• URL:
http://embrace.grayhill.com/embrace/Item/ASP/Item-Detail.asp?PartNo=94HAB16W&Catalog
GroupID=Series94HBinaryCoded&GroupDisplayLabel=&RestSes=No
Hex Display HDSP-A103 •Manufacturer: Agilent Technologies*
• URL: http://www.semiconductor.agilent.com/cgi-bin/morpheus/home/home.jsp?pSection=LED
AudioBuzzer DMT 1206
SMT
•Manufacturer: RDI*
• URL: http://www.rdi-electronics.com/products/Audio/DMT-1206-SMT.html
NVSRAM STK14C88-3
N 35
• Manufacturer: SIMTEK*
• URL: http://www.simtek.com/product-information/datasheets/256K-PDF/STK14C88-3.pdf
CPLD XC9572XL -
10TQ100C
• Manufacturer: XILINK*
• URL: http://www.xilinx.com/bvdocs/publications/ds057.pdf
Temperature
Sensor LM75CIMX-3 • Manufacturer: National*
• URL: http://www.national.com/pf/LM/LM75.html
Program-
mable Reset
IC
MAX6306UK
29D3
• Manufacturer: Maxim*
• URL: http://www.maxim-ic.com/quick_view2.cfm/qv_pk/1524
Registered
Buffer
IDT74SSTU3
2864BF
• Manufacturer: IDT* (Integrated Device Technology)
• URL: http://www1.idt.com/pcms/products.taf?catID=97&genID=74SSTU32864
Program-
mable PLL
IDTCSPU877
BV
• Manufacturer: IDT* (Integrated Device Technology
• URL: http://www1.idt.com/pcms/products.taf?catID=112&genID=CSPU877
256 bit 1-wire
EEPROM
DS2430A_TS
OC
• Manufacturer: Maxim*
• URL: http://www.maxim-ic.com/quick_view2.cfm?qv_pk=2913
3.3V
Transceiver MAX561 • Manufacturer: Maxim*
• URL: http://www.maxim-ic.com/quick_view2.cfm?qv_pk=1544
Battery
Charger ADP3801 • Manufacturer: Analog Devices*
• URL: http://www.analog.com/UploadedFiles/Data_Sheets/308746738ADP3801_2_0.pdf