iWave iW-RainboW-G30D Installation manual

REL1.0
Page 1 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
iW-RainboW-G30D
Zynq Ultrascale+ MPSoC SOM
Development Platform
Hardware User Guide

REL1.0
Page 2 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Document Revision History
Document Number
iW-PRFUD-UM-01-R2.0-REL1.0-Hardware-ZynqMPSoC-DevKit
Revision
Date
Change Description
1.0
27th Sep 2019
Official Release Version
PROPRIETARY NOTICE: This document contains proprietary material for the sole use of the intended recipient(s). Do
not read this document if you are not the intended recipient. Any review, use, distribution or disclosure by others is
strictly prohibited. If you are not the intended recipient (or authorized to receive for the recipient), you are hereby
notified that any disclosure, copying distribution or use of any of the information contained within this document is
STRICTLY PROHIBITED. Thank you. “iWave Systems Tech. Pvt. Ltd.”

REL1.0
Page 3 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Disclaimer
iWave Systems reserves the right to change details in this publication including but not limited to any Product
specification without notice.
No warranty of accuracy is given concerning the contents of the information contained in this publication. To the
extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by iWave
Systems, its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or
inaccuracies in this document.
CPU and other major components used in this product may have several silicon errata associated with it. Under no
circumstances, iWave Systems shall be liable for the silicon errata and associated issues.
Trademarks
All registered trademarks, product names mentioned in this publication are the property of their respective owners
and used for identification purposes only.
Certification
iWave Systems Technologies Pvt. Ltd. is an ISO 9001:2015 Certified Company.
Warranty & RMA
Warranty support for Hardware: 1 Year from iWave or iWave's EMS partner.
For warranty terms, go through the below web link,
http://www.iwavesystems.com/support/warranty.html
For Return Merchandise Authorization (RMA), go through the below web link,
http://www.iwavesystems.com/support/rma.html
Technical Support
iWave Systems technical support team is committed to provide the best possible support for our customers so that
our Hardware and Software can be easily migrated and used.
For assistance, contact our Technical Support team at,
Email : [e-mail]
Website : www.iwavesystems.com
Address : iWave Systems Technologies Pvt. Ltd.
# 7/B, 29th Main, BTM Layout 2nd Stage,
Bangalore, Karnataka,
India –560076

REL1.0
Page 4 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Table of Contents
1. INTRODUCTION ............................................................................................................................................7
1.1 Purpose .............................................................................................................................................................7
1.2 Overview ...........................................................................................................................................................7
1.3 List of Acronyms................................................................................................................................................7
1.4 References ........................................................................................................................................................9
2. ARCHITECTURE AND DESIGN....................................................................................................................... 10
2.1 Zynq Ultrascale+ MPSoC SOM Carrier Board Block Diagram..........................................................................10
2.2 Zynq Ultrascale+ MPSoC SOM Carrier Board Features...................................................................................11
2.3 Board to Board Connectors.............................................................................................................................13
2.3.1 Board to Board Connector1......................................................................................................................... 13
2.3.2 Board to Board Connector2......................................................................................................................... 14
2.4 PS Interface Features......................................................................................................................................15
2.4.1 PS-GTR Transceivers....................................................................................................................................15
2.4.2 Gigabit Ethernet Port1 ................................................................................................................................ 28
2.4.3 Gigabit Ethernet Port2 ................................................................................................................................ 29
2.4.4 USB2.0 OTG Port .........................................................................................................................................30
2.4.5 Standard SD Port......................................................................................................................................... 31
2.4.7 CAN0 Header...............................................................................................................................................32
2.4.8 Debug UART ................................................................................................................................................33
2.5 PL Interface Features ......................................................................................................................................34
2.5.1 GTH High Speed Transceivers...................................................................................................................... 34
2.5.2 Pmod Host Port Connectors ........................................................................................................................75
2.6 Additional Features.........................................................................................................................................77
2.6.1 Clock Synthesizer/Generator....................................................................................................................... 77
2.6.2 IO Expander.................................................................................................................................................77
2.6.3 JTAG Connector ...........................................................................................................................................78
2.6.4 GPIO Header................................................................................................................................................ 80
2.6.5 Power ON/OFF Switch.................................................................................................................................82
2.6.6 Reset Switch ................................................................................................................................................83
2.6.7 RTC Coin Cell Holder .................................................................................................................................... 84
3. TECHNICAL SPECIFICATION.......................................................................................................................... 85
3.1 Power Input Requirement ..............................................................................................................................85
3.2 Power Output Specification............................................................................................................................86
3.3 Environmental Characteristics........................................................................................................................87
3.3.1 Environmental Specification........................................................................................................................87
3.3.2 RoHS Compliance ........................................................................................................................................87
3.3.3 Electrostatic Discharge................................................................................................................................87
3.4 Mechanical Characteristics .............................................................................................................................88
3.4.1 Carrier Board Mechanical Dimensions........................................................................................................ 88
4. ORDERING INFORMATION .......................................................................................................................... 89

REL1.0
Page 5 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
List of Figures
Figure 1: Zynq Ultrascale+ MPSoC SOM Carrier Board Block Diagram...........................................................................10
Figure 2: Board to Board Connector1 .............................................................................................................................13
Figure 3: Board to Board Connector2 .............................................................................................................................14
Figure 4: PS-GTR External Switch Connectivity...............................................................................................................15
Figure 5: PS-GTR Lane Selection Switch..........................................................................................................................16
Figure 6: PCIe x4 Connector............................................................................................................................................17
Figure 7: Display Port Connector ....................................................................................................................................20
Figure 8: USB Type-C Connector.....................................................................................................................................23
Figure 9: M.2 SATA Connector (Key B)............................................................................................................................25
Figure 10: Gigabit Ethernet Connector1.........................................................................................................................28
Figure 11: Gigabit Ethernet Connector2.........................................................................................................................29
Figure 12: USB OTG Connector.......................................................................................................................................30
Figure 13: Standard SD Connector..................................................................................................................................31
Figure 14: CAN0 Header..................................................................................................................................................32
Figure 15: Debug UART Connector .................................................................................................................................33
Figure 16: GTH Transceiver Connections........................................................................................................................34
Figure 17: SFP+ Connector with Cage.............................................................................................................................35
Figure 18: SDI Video IN HD BNC Connector....................................................................................................................37
Figure 19: SDI Video OUT HD BNC Connector ................................................................................................................38
Figure 20: FMC Connector1 ............................................................................................................................................39
Figure 21: FMC HPC Connector1 Pin Out........................................................................................................................40
Figure 22: FMC Connector2 ............................................................................................................................................59
Figure 23: FMC HPC Connector2 Pin Out........................................................................................................................60
Figure 24: Pmod Host Port Connectors ..........................................................................................................................75
Figure 25: JTAG Connector..............................................................................................................................................78
Figure 26: GPIO Header...................................................................................................................................................80
Figure 27: Power On/Off Switch .....................................................................................................................................82
Figure 28: Reset Switch...................................................................................................................................................83
Figure 29: RTC Coin Cell Holder ......................................................................................................................................84
Figure 30: Power Jack......................................................................................................................................................85
Figure 31: Carrier board Mechanical dimension –Top View..........................................................................................88
Figure 32: Carrier board Mechanical dimension –Side View.........................................................................................88

REL1.0
Page 6 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
List of Tables
Table 1: Acronyms & Abbreviations..................................................................................................................................7
Table 2: Terminology ........................................................................................................................................................9
Table 3: PS-GTR Lane Selection Switch Setting...............................................................................................................16
Table 4: PCIe x4 Connector Pin Assignment ...................................................................................................................18
Table 5: Display Port Connector Pin Assignment............................................................................................................21
Table 6: USB TypeC Pin Assignment................................................................................................................................24
Table 7: M.2 SATA Connector Pin Assignment ...............................................................................................................26
Table 8: CAN0 Header Pin Assignment ...........................................................................................................................32
Table 9: SFP+ Connector Pin Assignment .......................................................................................................................36
Table 10: FMC HPC Connector1 Pin Assignment ............................................................................................................40
Table 11: FMC HPC Connector2 Pin Assignment ............................................................................................................60
Table 12: Pmod Connector1 Pin Assignment..................................................................................................................76
Table 13: Pmod Connector2 Pin Assignment..................................................................................................................76
Table 14: Clock Synthesizer Output Clocks.....................................................................................................................77
Table 15: JTAG Header Pin Assignment ..........................................................................................................................79
Table 16: GPIO Header Pin Assignment..........................................................................................................................80
Table 17: Power Input Requirement...............................................................................................................................85
Table 18: Power Output Specification ............................................................................................................................86
Table 19: Environmental Specification ...........................................................................................................................87
Table 20: Orderable Product Part Numbers ...................................................................................................................89

REL1.0
Page 7 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
1. INTRODUCTION
1.1 Purpose
The Zynq Ultrascale+ MPSoC SOM Development platform incorporates Zynq Ultrascale+ MPSoC based SOM and High-
Performance Carrier board for complete validation of Zynq Ultrascale+ MPSoC functionality. This document is the
Hardware User Guide for the Zynq Ultrascale+ MPSoC Carrier Board and provides detailed information on the overall
design & usage of the Carrier Board from a Hardware Systems perspective. The details about the Zynq Ultrascale+
MPSoC SOM hardware is explained in another document “iW-RainboW-G30M-Zynq-Ultrascale+MPSoC-SOM-
HardwareUserGuide”.
1.2 Overview
iWave's Zynq Ultrascale+ MPSoC Development platform incorporates Zynq Ultrascale+ MPSoC SOM which is based on
Xilinx’s Zynq Ultrascale+ MPSoC and the High-Performance Carrier Board. The development board can be used for
quick prototyping of various applications targeted by the Zynq Ultrascale+ MPSoC. With the 130mmx140mm size,
carrier board is packed with all the necessary on-board connectors to validate the features of Zynq Ultrascale+ MPSoC
SOM.
1.3 List of Acronyms
The following acronyms will be used throughout this document.
Table 1: Acronyms & Abbreviations
Acronyms
Abbreviations
ARM
Advanced RISC Machine
B2B
Board to Board
CAN
Controller Area Network
CH
Channel
CMOS
Complementary Metal Oxide Semiconductor Signal
DP
Display Port
FPGA
Field Programmable Gate Array
FMC
FPGA Mezzanine Card
Gbps
Gigabits per sec
GEM
Gigabit Ethernet Controller
GPIO
General Purpose Input Output
HPC
High Pin Count
I2C
Inter-Integrated Circuit
IC
Integrated Circuit
JTAG
Joint Test Action Group
LVCMOS
Low Voltage Complementary Metal Oxide Semiconductor Signal
LVDS
Low Voltage Differential Signal

REL1.0
Page 8 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Acronyms
Abbreviations
Mbps
Megabits per sec
MHz
Mega Hertz
NC
No Connect
NPTH
Non Plated Through Hole
PCB
Printed Circuit Board
PCIe
Peripheral Component Interconnect Express
PMOD
Peripheral Module
PTH
Plated Through Hole
RGMII
Reduced Gigabit Media Independent Interface
RX
Receiver
SATA
Serial Advanced Technology Attachment
SDI
Serial Digital Interface
SDIO
Secure Digital Input Output
SDHI
SD Card Host Interface
SFP
Small Form-factor Pluggable
SOM
System On Module
TXVR
Transceiver
TX
Transmitter
UART
Universal Asynchronous Receiver/Transmitter
USB
Universal Serial Bus
USB OTG
USB On The Go

REL1.0
Page 9 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Terminology Description
In this document, wherever Signal Type is mentioned, below terminology is used.
Table 2: Terminology
Terminology
Description
I
Input Signal
O
Output Signal
IO
Bidirectional Input/output Signal
CMOS
Complementary Metal Oxide Semiconductor Signal
DIFF
Differential Signal
OD
Open Drain Signal
OC
Open Collector Signal
Analog
Analog Signal
Power
Power Pin
PU
Pull Up
PD
Pull Down
NA
Not Applicable
NC
Not Connected
Note: Signal Type does not include internal pull-ups or pull-downs implemented by the chip vendors and only includes
the pull-ups or pull-downs implemented on board.
1.4 References
•Zynq Ultrascale+ MPSoC Datasheet & Reference Manual
•Zynq Ultrascale+ MPSoC SOM Hardware User Guide

REL1.0
Page 10 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2. ARCHITECTURE AND DESIGN
This section provides detailed information about the Zynq Ultrascale+ MPSoC Development platform carrier board
features with high level block diagram and detailed information about each block.
2.1 Zynq Ultrascale+ MPSoC SOM Carrier Board Block Diagram
Figure 1: Zynq Ultrascale+ MPSoC SOM Carrier Board Block Diagram
High Performance
SoC FPGA SOM
SOM High Speed Board to Board Conenctor1
SOM High Speed Board to Board Conenctor2
High Performance SoC FPGA SOM - Carrier Board Block Diagram
Power Jack
(12V)
Debug UART UART to USB
converter
Power
Regulators
USB MicroAB
Connector1
Debug Port
Power to
Peripherals
20Pin PS IO
Header
UART, SPI, CAN, I2C & GPIOs
Power
Regulator
5V
12V
FPGA IOs, FPGA CLKIN/CLKOUT
GTH High Speed Transceivers x 4channels
USB MicroAB
Connector2
USB2.0 OTG
SD
Connector
SD (4bit)
CAN
Header
CAN
Transceiver
CAN x 1
CAN
14Pin JTAG
Header
JTAG
RJ45
Magjack1
Gigabit Ethernet
RJ45
Magjack2
Ethernet
PHY
Gigabit Ethernet
RGMII
GTH High Speed Transceivers x 8channels
FPGA IOs (up to 20LVDS)
FPGA CLKIN (4pairs)
FPGA CLKOUT (2pairs)
FMC
Connector2
FPGA IOs (up to 15LVDS)
FPGA CLKIN (2pairs)
FPGA CLKOUT (1pair)
To Transceiver Banks
SFP+
Connector
Clock
Generator
SDI Video In
BNC Jack
SDI Video Out
BNC Jack
USB TypeC
Connector
M.2 SATA
Connector
DP
Connector
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
PCIe x4
Connector
FPGA IOs, FPGA CLKIN/CLKOUT
RGMIIx1
GTR High Speed
TXVR x 1
GTR High Speed
TXVR x 1
Pmod
Connector1
Pmod
Connector2
3G/12G Cable
Driver ¹
3G/12G Cable
Equalizer ¹
GTH High Speed
TXVR x 1
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
SATA
USB3.0
DP
DP
PCIe x 4
SDI¹
SDO¹
RTC Coin cell
Holder
3V
FPGA IOs (up to 20SE)
FPGA IOs (up to 4SE)
GTR High Speed Transceivers x 2channels
GTH High Speed Transceivers x 4channels
GTR High Speed
TXVR x 1
FMC
Connector1
GTH High Speed Transceivers x 2channels
GTH High Speed TXVR x 1
CANx2
GTR High Speed
TXVR x 1
Note:
¹ By default, 3G SDI IN/OUT is supported. Optionally, 12G SDI IN/OUT can be supported on request.

REL1.0
Page 11 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.2 Zynq Ultrascale+ MPSoC SOM Carrier Board Features
The Zynq Ultrascale+ MPSoC Carrier board supports the following features to validate the Zynq Ultrascale+ MPSoC
SOM supported interfaces.
PS Interface Features
•PS GTR Features:
•PCIex1 Connector x 1
•Display Port Connector x 1
•USB 3.0 OTG through TypeC Connector x 1
•M.2 SATA Connector x 1
•Gigabit Ethernet through RJ45MagJack (GEM0) x 1
•Gigabit Ethernet through RJ45MagJack (GEM3) x 1
•USB2.0 OTG through MicroAB Connector x 1
•Standard SD Connector x 1
•CAN Header x 1
•Debug UART through USB MicroAB Connector x 1
PL Interface Features
•SFP+ Connector x 1
•SDI Video IN through HD BNC Connector x 1
•SDI Video OUT through HD BNC Connector x 1
•FMC High Pin Count (HPC) Connector1
➢8 GTH High Speed Transceivers
➢2 GTH Reference Clock
➢Upto 20 LVDS IOs/40 Single ended (SE) IOs
➢Upto 20 Single ended (SE) IOs
➢4 Clock Input Capable LVDS/SE pins
➢2 Clock Output Capable LVDS/SE pins
•FMC High Pin Count (HPC) Connector2
➢6 GTH High Speed Transceivers
➢2 GTH Reference Clock Capable
➢Upto 15 LVDS IOs/30 Single ended (SE) IOs
➢Upto 4 Single ended (SE) IOs
➢2 Clock Input Capable LVDS/SE pins
➢1 Clock Output Capable LVDS/SE pins
•PMOD Connector x 2

REL1.0
Page 12 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Additional Features
•Clock Synthesizer/Generator
•16-Bit IO Expander
•JTAG Connector x 1
•20 Pin GPIO Header x 1
•Power ON/OFF DIP Switch x 1
•Reset Pushbutton Switch x 1
•RTC Coin Cell Holder x 1
General Specification
•Power Supply : DC 12V, 5A Power Input Jack
•Form Factor : 130mm X 140mm

REL1.0
Page 13 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.3 Board to Board Connectors
The Zynq Ultrascale+ MPSoC Carrier board supports two 240 Pin Board to Board mating connectors for Zynq
Ultrascale+ MPSoC SOM attachment. This 240 pin Board to Board connector is capable of handling high-speed
serialized signals and can be used for size constrained embedded applications.
2.3.1 Board to Board Connector1
Board to Board Connector1 (J10) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector1 pinout, refer the Zynq Ultrascale+ MPSoC SOM Hardware User Guide.
Figure 2: Board to Board Connector1

REL1.0
Page 14 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.3.2 Board to Board Connector2
Board to Board Connector2 (J11) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector2 pinout, refer the Zynq Ultrascale+ MPSoC SOM Hardware User Guide.
Figure 3: Board to Board Connector2

REL1.0
Page 15 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.4 PS Interface Features
The features which are supported from Zynq Ultrascale+ MPSoC’s PS is explained in the following section.
2.4.1 PS-GTR Transceivers
The Zynq Ultrascale+ MPSoC Carrier board supports different high speed interfaces through four PS-GTR lanes (two
from B2B-1 and two from B2B-2). Each PS-GTR lane is conencted to High speed MUX/DEMUX IC to support different
high speed interfaces as mentioned below.
ox1, x2, or x4 lane of PCIe at Gen1 (2.5Gb/s) or Gen2 (5.0Gb/s) rates
o1 or 2 lanes of DisplayPort (TX only) at 1.62Gb/s, 2.7Gb/s, or 5.4Gb/s
o1 SATA port at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s
o1 USB3.0 port at 5.0Gb/s
The MUX/DEMUX connection and interface selection option is shown below for easy understanding. The selection
control of each MUX IC is connected to PS-GTR Lane selection 4bit DIP switch (SW5).
Figure 4: PS-GTR External Switch Connectivity.

REL1.0
Page 16 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
The PS-GTR Lane selection switch (SW5) setting and corresponding interface selection option is explained below.
Table 3: PS-GTR Lane Selection Switch Setting
PS-GTR Lanes
PS-GTR Lane Selection Switch (SW5)
Switch Bit
Number
Switch Bit Position
ON
OFF
Lane0
Bit1
PS-GTR Lane0 is connected to Lane0
of PCIe x4 connector (default)
PS-GTR Lane0 is connected to Lane1
of DP connector
Lane1
Bit2
PS-GTR Lane1 is connected to Lane1
of PCIe x4 connector
PS-GTR Lane1 is connected to Lane0
of DP connector (default)
Lane2
Bit3
PS-GTR Lane2 is connected to Lane2
of PCIe x4 connector
PS-GTR Lane2 is connected to Lane1
of USB3.0 TypeC connector (default)
Lane3
Bit4
PS-GTR Lane3 is connected to Lane3
of PCIe x4 connector
PS-GTR Lane3 is connected to M.2
SATA connector (default)
Figure 5: PS-GTR Lane Selection Switch

REL1.0
Page 17 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.4.1.1 PCIe x4 Connector
The Zynq Ultrascale+ MPSoC Carrier board supports one PCIe x4 connector through PS-GTR Lanes of Zynq Ultrascale+
MPSoC PS. All the four PS-GTR lanes from Board to Board Connectors are connected to PCIe x4 connector to support
x1, x2 & x4 PCIe devices. The PS-GTR Lane selection to PCIe x4 connector is done through PS-GTR Lane Selection Switch
(SW5). The Carrier board provides 100MHz reference clock to PCIe x4 connector from on board Clock Synthesizer. This
PCIe x4 connector (J19) is physically located at the top of the board as shown below.
Note: For more details on PS-GTR Lane selection options, refer Table 3.
Figure 6: PCIe x4 Connector

REL1.0
Page 18 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Table 4: PCIe x4 Connector Pin Assignment
Pin No
Pin Name
Signal Name
Signal Type/
Termination
Description
1
PRSNT1#
NA
NA
Default Grounded.
2
+12V
VCC_12V
O, 12V Power
12V Supply Voltage.
3
+12V
VCC_12V
O, 12V Power
12V Supply Voltage.
4
GND
GND
Power
Ground.
5
TCK
NA
NA
NC.
6
TDI
NA
NA
NC.
7
TDO
NA
NA
NC.
8
TMS
NA
NA
NC.
9
+3V3
VCC_3V3
O, 3.3V Power
3.3V Supply Voltage.
10
+3V3
VCC_3V3
O, 3.3V Power
3.3V Supply Voltage.
11
PERST#
PL_H14_LVDS46_L4P
O, 3.3V CMOS
PCIe Reset through PL Bank IO.
12
GND
GND
Power
Ground.
13
REFCLK+
PCIe_REFCLKP
O, DIFF
100MHz PCIe Reference Clock positive.
14
REFCLK-
PCIe_REFCLKn
O, DIFF
100MHz PCIe Reference Clock negative.
15
GND
GND
Power
Ground.
16
PERp0
PS_MGTRRXP0_505
I, DIFF
PCIe Lane0 Receive pair positive.
17
PERn0
PS_MGTRRXN0_505
I, DIFF
PCIe Lane0 Receive pair negative.
18
GND
GND
Power
Ground.
19
RSVD
NA
NA
NC.
20
GND
GND
Power
Ground.
21
PERp1
PS_MGTRRXP1_505
NA
PCIe Lane1 Receive pair positive.
22
PERn1
PS_MGTRRXN1_505
NA
PCIe Lane1 Receive pair negative
23
GND
GND
Power
Ground.
24
GND
GND
Power
Ground.
25
PERp2
PS_MGTRRXP2_505
NA
PCIe Lane2 Receive pair positive.
26
PERn2
PS_MGTRRXN2_505
NA
PCIe Lane2 Receive pair negative.
27
GND
GND
Power
Ground.
28
GND
GND
Power
Ground.
29
PERp3
PS_MGTRRXP3_505
NA
PCIe Lane3 Receive pair positive.
30
PERn3
PS_MGTRRXN3_505
NA
PCIe Lane3 Receive pair negative.
31
GND
GND
Power
Ground.
32
RSVD
NA
NA
NC.
33
+12V
VCC_12V
O, 12V Power
12V Supply Voltage.
34
+12V
VCC_12V
O, 12V Power
12V Supply Voltage.
35
RSVD
NA
NA
NC.
36
GND
GND
Power
Ground.
37
SMCLK
I2C0_SCL(PS_MIO10_500)
O, 3.3V CMOS
SMB Clock.
38
SMDAT
I2C0_SDA(PS_MIO11_500)
IO, 3.3V CMOS
SMB DATA.
39
GND
GND
Power
Ground.
40
+3V3
VCC_3V3
O, 3.3V Power
3.3V Supply Voltage.
41
TRST#
NA
NA
NC.

REL1.0
Page 19 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
Pin No
Pin Name
Signal Name
Signal Type/
Termination
Description
42
3V3AUX
VCC_3V3_AUX
O, 3.3V Power
3.3V Supply Voltage
43
WAKE#
PL_G14_LVDS46_L4N
O, 3.3V CMOS
PCIe Wake through PL Bank IO.
44
RSVD
NA
NA
NC.
45
GND
GND
Power
Ground.
46
PETp0
PS_MGTRTXP0_505
O, DIFF
PCIe Lane0 Transmit pair positive.
47
PETn0
PS_MGTRTXN0_505
O, DIFF
PCIe Lane0 Transmit pair negative.
48
GND
GND
Power
Ground.
49
PRSNT2
NA
NA
NC.
50
GND
GND
Power
Ground.
51
PETp1
PS_MGTRTXP1_505
NA
PCIe Lane1 Transmit pair positive.
52
PETn1
PS_MGTRTXN1_505
NA
PCIe Lane1 Transmit pair negative
53
GND
GND
Power
Ground.
54
GND
GND
Power
Ground.
55
PETp2
PS_MGTRTXP2_505
NA
PCIe Lane2 Transmit pair positive.
56
PETn2
PS_MGTRTXN2_505
NA
PCIe Lane2 Transmit pair negative
57
GND
GND
Power
Ground.
58
GND
GND
Power
Ground.
59
PETp3
PS_MGTRTXP3_505
NA
PCIe Lane3 Transmit pair positive.
60
PETn3
PS_MGTRTXN3_505
NA
PCIe Lane3 Transmit pair negative
61
GND
GND
Power
Ground.
62
RSVD
NA
NA
NC.
63
PRSNT#2
NA
NA
NC.
64
GND
GND
Power
Ground.

REL1.0
Page 20 of 90
iWave Systems Technologies Pvt. Ltd.
Zynq-Ultrascale+ MPSoC SOM Development Platform Hardware User Guide
2.4.1.2 Display Port Connector
The Zynq Ultrascale+ MPSoC Carrier board supports one Display port connector through PS-GTR Lanes of Zynq
Ultrascale+ MPSoC PS. PS-GTR Lane0 & Lane1 from Board to Board Connector1 is connected to Display port connector
to support single or dual lane display port. The PS-GTR Lane selection to Display port connector is done through PS-
GTR Lane Selection Switch (SW5).
The Display port connector supports AUX+ & AUX- signals from the PL Bank IOs. Also it supports Hot plug detect signal
and connected to PL Bank IO. This Display Port connector (J13) is physically located at the top of the board as shown
below.
Note: For more details on PS-GTR Lane selection options, refer Table 3.
Figure 7: Display Port Connector