NXP Semiconductors MCU-SMHMI-HDUG User manual

MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Rev. 0 — 4 November 2022 User guide
Document information
Information Content
Keywords MCU-SMHMI-HDUG, i.MX RT117H, EdgeReady, Smart HMI
Abstract The Smart HMI solution is designed to provide a complete hardware and
software reference for applications that require secured face recognition and
local voice control, for example, coffee machine applications and elevator
applications

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
1 Overview
NXP EdgeReady MCU-SMHMI solution is a Smart human machine interface (HMI)
hardware and software solution for HMI projects. This solution is implemented using
an NXP platform (SLN-TLHMI-IOT), which is based on NXP i.MX RT117H MCU. This
solution is fully supported by NXP.
This document explains the overall design and usage of the SLN-TLHMI-IOT board
from a hardware system perspective as well as provides recommended optimization
for specific customer products. It also provides advanced system setup and hardware
debugging instructions.
The MCU-SMHMI solution is designed to provide a complete hardware and software
reference for applications that require secured face recognition and local voice control,
for example, coffee machine applications and elevator applications. The main board
and the external modules were carefully selected to achieve optimum performance,
low-power capabilities, and competitive production cost. The board kit includes a “Kit
Content” document, which lists all the accessories that come with the kit.
1.1 Acronyms
The table below lists the acronyms used in this document.
Acronym Meaning
ADC Analog-to-digital converter
CAN Controller area network
CSI Camera serial interface
DAC Digital-to-analog converter
DRAM Dynamic random-access memory
eMMC Embedded multimedia card
ESD Electrostatic discharge
FPC Flexible printed circuit
GPIO General-purpose input/output
IR Infrared
ISP In-system programming
JTAG Joint Test Access Group (IEEE standard 1149.1)
LAN Local area network
LCD Liquid crystal display
LDO Low-dropout regulator
LED Light-emitting diode
MEMS Micro-electromechanical systems
MIPI Mobile industry processor interface
MMC Multimedia card
MSD Mass storage device
PDM Pulse-density modulation
PIR Passive infrared
PLL Phase-locked loop
PWM Pulse width modulation
QSPI Quad serial peripheral interface
ROM Read-only memory
Table 1. Acronyms
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
2 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Acronym Meaning
RTC Real-time clock
SD Secure digital
SDHC Secure digital high capacity
SDIO Secure digital input/output
SDRAM Synchronous dynamic random-access memory
SNR Signal-to-noise ratio
SoC System-on-chip
SRAM Static random-access memory
SWD Serial wire debug
SWO Serial wire debug trace output
TCM Tightly coupled memory
TFT Thin film transistor
UART Universal asynchronous receiver/transmitter
USB Universal serial bus
WLAN Wireless LAN
Table 1. Acronyms...continued
1.2 Related documentation
The table below lists the additional documents and resources that you can refer to for
more information on the SLN-TLHMI-IOT board and MCU-SMHMI solution. Some of
these documents may be available only under a non-disclosure agreement (NDA). To
request access to such documents, contact your local field applications engineer (FAE)
or sales representative.
Document/resource Link
MCU-SMHMI solution home page
Smart HMI Getting Started Guide
Smart HMI User Guide
Smart HMI Software Development User Guide
http://www.nxp.com/mcu-smhmi
Table 2. Related documentation
1.3 Kit contents
The SLN-TLHMI-IOT board kit contains the following items:
•Fully assembled SLN-TLHMI-IOT board
•USB Type-C cable
1.4 Block diagram
The figure below shows the block diagram of the SLN-TLHMI-IOT board.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
3 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
GALAXYCORE
GC2145
RGB Image Sensor
MIPI-CSI
I2C6
MQS
SDIO
UART
GPIOs
1
WINBOND
W25Q512JVS
64MB QSPI Flash
WINBOND
W9825G6KH
32MB SDRAM x16
QSPI SEMC
IR LED
PWM1
5V
MPS
MP2410AGJ
LED Driver
MOLEX
146153-1050
2.4/5GHz Antenna
U.FL IPEX
3V3
WAKE UP
WHITE LED x2
PWM2
MPS
MP2410AGJ
LED Driver
KNOWLES
SPH0641LM4H x2
Digital Microphone
PDM
SAMTEC
TSM-108-02-S
ClickTM Header
GPIO x2
FlexIO
ROCKTECH
RK055AHD091
MIPI-DSI Display
I2C5
GPIO x2
PARALLEL-CSI
NXP
NCX2202GMZ
Comparator (x2)
TI
TLV522DGKT
OpAmp (x2)
GALAXYCORE
GC0308
RGB Image Sensor
GALAXYCORE
GC0308
IR Image Sensor
USB
-
C
Connector
UART1
EPSON
TSX-
3225 24.0000MHZ
24MHz Crystal
IPEX
20449-001E
U.FL IPEX Connector
GPIO x2
MURATA
IRA-S210ST01
PIR Sensor
DIODES INC
AP2127K-1.8
1V8 LDO REG
1V8
C&K
KMR231NG
User (x4) Reset (x1)
ECS INC
ECS-327MVATX-3-CN
32KHz LPO
DIP
SWITCH
GPIO
GPIO
AZUREWAVE AW-NM510
WiFi and BT/BLE module
NXP IW416/WLCSP
WiFi and BT/BLE chipset
I2C5
GPIO MIPI-DSI
Status/RGB
LEDs
GPIO
UNION SEMI
UM1663S
Backlight Control
3V3
DIODES INC
AP2127K
-2.8
2V8 LDO REG
PMIC_STBY_REQ
EXT 2xMIC
Header
PDM x2
NXP
MIMXRT117HDVMAA
main MCU
DIODES INC
AP2127K-3.3
3V3 LDO REG
WURTH
68714014022
40-pin FPC CON
PUI AUDIO
ASE02808MR
2W Speaker 8Ω
DIODE INC
PAM8013
Analog Audio Amp
UART SPI I2C ADC PWM GPIOs
DIODE INC
AP3429KT
3.3V DCDC REG
PMIC_ON_REQ
SAMTEC
TSM-106-02-S
General purpose
Header
Option
POWER
LED
Green
GPIO x3
2V8
Figure 1. SLN-TLHMI-IOT block diagram
1.5 Board features
The table below lists the features of the SLN-TLHMI-IOT board.
Board feature Description Manufacturer and/or part number
Processor Application controller NXP MIMXRT117HDVMAA
DRAM memory 32 MB, x16, 200 MHz data rate Winbond W9825G6KH-5
Flash memory 64 MB, x4, 133 MHz frequency Winbond W25Q512JVEIQ
Module with a GalaxyCore GC2145 UXGA CMOS
image sensor JSX-Vision GC20-0SLN-F0
30-pin FPC connector OK-16M030-04
LED driver MPS MP2410AGJ
RGB camera
Two white LEDs Lumileds L1T2-5770000000000
Module with a GalaxyCore GC0308 VGA sensor JSX-Vision GC03-0SLN-F0
24-pin FPC connector Molex 505110-2491
LED driver MPS MP2410AGJ
IR camera
IR LED ORIENT-CHIP OCIR35-80I852-P0
5.5 inch MIPI TFT LCD display at 720x1280
resolution Rocktech RK055AHD091
Display
40-pin FPC MIPI display connector Wurth 68714014022
Wi-Fi/Bluetooth module with IW416 chipset Azurewave AW-AM510
u.FL MFH4 antenna connector IPEX 20449-001EWireless connectivity
u.FL MFH4 antenna Molex 146153-1050
3 W mono class-D audio amplifier Diodes Incorporated PAM8013
Audio 3 W enclosed speaker PUI ASE02808MR-LW150-R
PIR motion sensor Murata IRA-S210ST01
Sensor Two digital microphones Knowles SPH0641LM4H-1
USB USB Type-C connector Molex 2012670005
Power supply 5 V DC through USB Type-C connector
Table 3. Board features
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
4 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Board feature Description Manufacturer and/or part number
Main 3V3 DC-DC for Active mode Diodes Incorporated AP3429KT
2V8 LDO for Active mode Diodes Incorporated AP2127K-1.2
1V2 LDO for Active mode (not populated) Diodes Incorporated AP2127K-2.8
1V8 LDO for Active mode Diodes Incorporated AP2127K-1.8
Power ICs
3V3 LDO for SNVS/LP mode Diodes Incorporated AP2127K-3.3
Four user switches are connected to i.MX RT117H E-Switch TL3301PF160QG
Buttons One reset switch is connected to i.MX RT117H C&K KMR231NG
User LED RGB LED Kingbright APTF1616LSEKJ3ZG
Debug 10-pin JTAG connector to connect an external
debugger for debugging i.MX RT117H in SWD mode Samtec FTSH-105-01-F-DV-K
Two 8-position receptacles for connecting a
Mikroelektronika Click board Samtec SSM-108-F-SV
3-pin header for connecting external microphones Samtec TSM-103-01-G-SV-TR
Expansion
General-purpose header Samtec SSM-106-F-SV
PCB Six-layer PCB
Table 3. Board features...continued
1.6 Board pictures
The figure below shows the top and bottom side views of the SLN-TLHMI-IOT board.
White LED x2 IR LED
RGB Camera
Connector
IR Camera
Connector
Reserved Camera
Connector
PIR Sensor
Speaker Out
USB Type-C
Power and Serial
64 MB QSPI NOR
flash at 133 MHz
i.MX RT117H
Application MCU
32 MB SDRAM
at 200 MHz
NXP IW416
WiFi/BT Module
WiFi/BT Antenna
Connector
RGB LED
DIP Switch SW8
RT117H SW0
RT117H SW1
RT117H SW2
RT117H SW3
MikroE Click
Expansion Header
RT117H Reset
RT117H JTAG
MIPI Display
Connector
Microphone 2
Microphone 1
General-
Purpose
Header
Figure 2. SLN-TLHMI-IOT board top and bottom views
The figure below shows the top and bottom side views of fully assembled SLN-TLHMI-
IOT board.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
5 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
2W 8Ω Speaker
White LED x2
IR LED
RGB Camera Module
Reserved Camera
PIR Sensor
RGB LED
USB Type-C
Power and
Serial
DIP Switch SW8
5.5 inch TFT
Display
RT117H SW0
RT117H SW1
RT117H SW2
RT117H SW3
MikroE Click
Expansion
Headers
PDM Microphone Header
VDD_5V
Connection
Header
Boot Mode
Selection Header
RT117H Reset
RT117H JTAG
Encrypted XIP
Selection Header
General-
Purpose
Header
IR Camera Module
Status LED
Connection
Header
Figure 3. Top and bottom views of fully assembled SLN-TLHMI-IOT board
1.7 Board design files
The schematics, layout files, and gerber files (including silkscreen) can be downloaded
from MCU-SMHMI solution home page.
1.8 PCB information
The SLN-TLHMI-IOT board uses standard six-layer technology. The material used is
FR4. The table below describes the PCB stack-up information.
Layer Description Copper (Oz) Dielectric
thickness (mil)
Signal 1/2 Not applicable
1Dielectric Not applicable 3.5
GND 1 Not applicable
2Dielectric Not applicable 5
Signal 1 Not applicable
3Dielectric Not applicable 37
Power 1 Not applicable
4Dielectric Not applicable 5
GND 1 Not applicable
5Dielectric Not applicable 3.5
6 Signal 1/2 Not applicable
Table 4. PCB stack-up information
2 Functional description
This section provides detailed information about the electrical design and practical
considerations about the SLN-TLHMI-IOT board.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
6 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
2.1 i.MX RT117H microcontroller
The i.MX RT117x crossover MCUs are part of the NXP EdgeVerse edge computing
platform, having core frequency up to 1 GHz. This ground-breaking family combines
superior computing power and multiple media capabilities with ease-of-use and real-time
functionality. The dual-core i.MX RT117H MCU runs on the Arm Cortex-M7 core at 1 GHz
and Arm Cortex-M4 core at 400 MHz, while providing advanced security.
2.1.1 Characteristics
The following are some major characteristics of the i.MX RT117H MCU:
•The i.MX RT117H MCU embeds 2 MB on-chip RAM in total, including 512 KB RAM,
which can be flexibly configured as TCM or general-purpose on-chip RAM
•The i.MX RT117H MCU integrates an advanced power management module with DC-
DC and LDO that reduces the complexity of external power supply and simplifies power
sequencing
•Its memory controller supports a wide variety of external modules, including SDRAM
(up to x32), single/dual/quad/octal SPI NOR flash (up to two), HyperRAM/Flash, and
SD cards
•Its interfaces connect peripherals, such as camera sensors, displays, and WLAN or
Bluetooth radio
•Similar to the i.MX processors, the i.MX RT117H MCU embeds rich audio and
video features, including parallel CSI/DSI and MIPI CSI/DSI, graphics accelerator,
microphone PDM input or MQS, and I2S audio interfaces
2.1.2 Boot mode configuration
The i.MX RT117H MCU has four boot modes, with one reserved for NXP use. The boot
mode is selected based on the values stored in bits 1:0 of the BOOT_MODE register of
the MCU, as described in the table below.
BOOT_MODE[1] BOOT_MODE[0] Selected boot mode
0 0 Boot from Fuses
0 1 Serial Downloader
1 0 Internal Boot
1 1 Reserved
Table 5. Boot mode selection
The table below explains how BOOT_MODE register bits 1:0 are mapped to MCU pins /
board signals on the SLN-TLHMI-IOT board.
BOOT_MODE
register bit
MCU pin name
(number) Boot mode function Board signal
BOOT_MODE[0] GPIO_LPSR_02 (P6) BOOT_MODE0 SRC_BOOT_MODE00
BOOT_MODE[1] GPIO_LPSR_03 (T7) BOOT_MODE1 SRC_BOOT_MODE01
Table 6. BOOT_MODE register bit - MCU pin mapping
On the SLN-TLHMI-IOT board, MCU boot mode can be controlled using jumper J203, as
shown in the table below.
Jumper J203 setting MCU boot mode
1-2 shorted (default setting) Internal Boot
Table 7. MCU boot mode control on SLN-TLHMI-IOT board
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
7 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Jumper J203 setting MCU boot mode
2-3 shorted Serial Downloader
Table 7. MCU boot mode control on SLN-TLHMI-IOT board...continued
The figure below shows the circuit diagram of jumper J203.
BOOT_MODE[0]
BOOT_MODE[1]
VDD_3V3
SRC_BOOT_MODE00
SRC_BOOT_MODE01
R247 4.7K
R263 4.7K
R261
1K
J203
HDR_1X3
JUMPER = 1-2
1
2
3
Figure 4. Boot mode selection jumper
2.2 Memories
2.2.1 QSPI NOR flash
One 512 Mbit (64 MB) serial quad SPI NOR flash memory Winbond W25Q512JVEIQ
is connected to the i.MX RT117H MCU through its FlexSPI1_A interface in Quad SPI
mode. This external memory stores the i.MX RT117H applications, which boot after reset,
power-cycle, or wake-up.
The figure below shows the circuit diagram of the QSPI NOR flash memory.
VDD_3V3
VDD_3V3
VDD_3V3
GND
GND
FlexSPI_A_D0
FlexSPI_A_SS0 FlexSPI_A_D1
FlexSPI_A_D2
C320
1.0UF
10V
C321
0.1UF
10V
U7
2
W25Q512JVEIQ
DO/IO1
CLK
6
5
DI/IO0 3
WP/IO2 7
HOLD/IO3
GND
4
CS
1
VCC 8
EP
9
R286
10K
R285
33K
DNP
R288
33K
DNP
FlexSPI_A_CLK FlexSPI_A_D3
Figure 5. QSPI NOR flash memory
The table below shows signal mapping between the QSPI NOR flash memory
W25Q512JVEIQ and i.MX RT117H MCU on the SLN-TLHMI-IOT board.
W25Q512JVEIQ pin name Board signal i.MX RT117H pin name (number)
CLK FlexSPI_A_CLK GPIO_SD_B2_07 (G14)
CS FlexSPI_A_SS0 GPIO_SD_B2_06 (F17)
DI/IO0 FlexSPI_A_D0 GPIO_SD_B2_08 (F15)
DO/IO1 FlexSPI_A_D1 GPIO_SD_B2_09 (H15)
WP/IO2 FlexSPI_A_D2 GPIO_SD_B2_10 (H14)
HOLD/IO3 FlexSPI_A_D3 GPIO_SD_B2_11 (F16)
Table 8. W25Q512JVEIQ – i.MX RT117H signal mapping
2.2.2 SDRAM
One 256 Mbit (4194304 words x 4 banks x 16 bits), 200 MHz high-speed synchronous
dynamic random access memory (SDRAM) module (Winbond W9825G6KH-5I) is used
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
8 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
on the SLN-TLHMI-IOT board. The SDRAM is connected to the i.MX RT117H MCU
through its SEMC interface.
The figure below shows the circuit diagram of the SDRAM.
GND
GND
SDRAM_3V3
SDRAM_3V3
SEMC_BA0
SEMC_BA1
SEMC_RAS
SEMC_CAS
SEMC_WE
SEMC_CS0
SEMC_CKE
SEMC_DM1
SEMC_DM0
SEMC_D0
SEMC_D1
SEMC_D2
SEMC_D3
SEMC_D4
SEMC_D5
SEMC_D6
SEMC_D7
SEMC_D8
SEMC_D9
SEMC_D10
SEMC_D11
SEMC_D12
SEMC_D13
SEMC_D14
SEMC_D15
SEMC_A1
SEMC_A0
SEMC_A2
SEMC_A3
SEMC_A4
SEMC_A5
SEMC_A6
SEMC_A7
SEMC_A8
SEMC_A9
SEMC_A10
SEMC_A11
SEMC_A12
SEMC_CLK
R48
4.7K
DNP
R289 0
U9
W9825G6KH-5I
WE
16
BS1
21
CAS
17
A8
33
A0
23
A1
24
A2
25
A3
26
A4
29
A5
30
A6
31
A7
32
A9
34
CKE
37
CLK
38
CS
19
UDQM
39
LDQM
15
RAS
18
BS0
20
DQ0
2
DQ1
4
DQ2
5
DQ3
7
DQ4
8
DQ5
10
DQ6
11
DQ7
13
DQ8
42
DQ9
44
DQ10
45
DQ11
47
DQ12
48
DQ13
50
DQ14
51
DQ15
53
A10/AP
22
A11
35
VSSQ1
6
VSSQ2
12
VSSQ3
46
VSSQ4
52
VSS1
28
VSS2
41
VSS3
54
VDD1
1
VDD2
27
VDD3
14
VDDQ4
3
VDDQ1
9
VDDQ2
43
VDDQ3
49
A12
36
NC
40
R290
100K
DNP
Figure 6. SDRAM
The table below shows signal mapping between the SDRAM W9825G6KH-5I and i.MX
RT117H MCU on the SLN-TLHMI-IOT board.
W25Q512JVEIQ pin name Board signal i.MX RT117H pin name (number)
A[0:12] SEMC_A[0:12] GPIO_EMC_B1_10 — GPIO_EMC_B1_20
(A2, C2, C5, D5, B1, C1, D3, B3, B4, C4, C3)
DQ[0:15] SEMC_D[0:15]
GPIO_EMC_B1_00 — GPIO_EMC_B1_07 and
GPIO_EMC_B1_30 — GPIO_EMC_B1_37 (F3, F2, G4,
E4, H5, F4, H4, H3, E3, D2, D1, E2, E1, F1, G1, H1)
BS0 SEMC_BA0 GPIO_EMC_B1_21 (G2)
BS1 SEMC_BA1 GPIO_EMC_B1_22 (H2)
CKE SEMC_CKE GPIO_EMC_B1_27 (G5)
CLK SEMC_CLK GPIO_EMC_B1_26 (J3)
CS SEMC_CS0 GPIO_EMC_B1_29 (E6)
WE SEMC_WE GPIO_EMC_B1_28 (E5)
CAS SEMC_CAS GPIO_EMC_B1_24 (J5)
RAS SEMC_RAS GPIO_EMC_B1_25 (J4)
UDQM SEMC_DM1 GPIO_EMC_B1_38 (J1)
LDQM SEMC_DM0 GPIO_EMC_B1_08 (F5)
Table 9. W9825G6KH-5I – i.MX RT117H signal mapping
2.3 Camera modules
The SLN-TLHMI-IOT board supports the following types of cameras:
•RGB camera for displaying user feedback (MIPI-CSI2)
•IR camera for face recognition (FlexIO)
•Option for alternative RGB/IR camera (parallel CSI)
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
9 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
2.3.1 RGB camera (MIPI-CSI2)
The SLN-TLHMI-IOT board supports an RGB camera module for supplying RGB image
required for display. The camera module has a high-quality, 2 megapixel GalaxyCore
GC2145 UXGA CMOS image sensor.
Data is pushed through a 2-lane MIPI-CSI2 interface. The i.MX RT117H MCU configures
and controls the GC2145 camera via its I2C6 interface, along with two GPIOs that are
used for power-down and reset.
The GC2145 RGB camera is installed on the board through a 30-pin FPC connector
(OK-16M030-04). The figure below shows the circuit diagram of the RGB camera
connector.
: 100ohm differential pairs
Place R223 close to J3
GND
VDD_2V8
VDD_5V
VDD_3V3
VDD_1V8
GND
VDD_1V8
GND
VDD_1V8
VDD_3V3
GND
GND
GND
GND
GND
GND
GND
GND
GND
MIPI_CSI_CLKP
MIPI_CSI_DP1
MIPI_CSI_DP0
MIPI_CSI_CLKN
MIPI_CSI_DN1
MIPI_CSI_DN0
GC2145_GPIO0
GC2145_GPIO1
GC2145_RESET
GC2145_PWDN
CSI_MCLK
24MHZ_STANDBY
J211
OK-16F030-04
1
2
3 4
65
7 8
9 10
11 12
13 14
15 16
17 18
19 20
21 22
23 24
25 26
27 28
29 30
C375
0.1UF
10V
Y3
24MHz
OUT
3
GND
2
VCC
4
INH
1
C3744.7uF
6.3V
C3710.1UF
10V
C370
0.1UF
10V
R239 0
C369
0.1UF
10V
74AVC1T45
U214
VCCA
1
GND
2
A
3
B
4
DIR
5
VCCB
6
R223 0
DNP
R343
100K
C376
0.1UF
10V
L212
120 Ohm
R238
33
DNP
C377
0.1UF
10V
C378
0.1UF
10V
CON_I2C6_SCL
CON_I2C6_SDA
GND
GND
GND
VDD_3V3
VDD_1V8
I2C6_SCL
I2C6_SDA
R5 220K
U1
FXWA9306L8X
GND
1
VCCA
2
A0
3
A1
4
B1
5
B0
6
OE
8
VCCB
7
R3
1.5K
C3
0.1UF
10V
R4
1.5K
C4
0.1UF
10V
CON_I2C6_SCL
CON_I2C6_SDA
Figure 7. GC2145 RGB camera connector
The voltage level of the I2C6 interface and one GPIO from the i.MX RT117H MCU is
3.3 V. To match the GC2145 camera specification, a dual bidirectional voltage-level
translator ON Semiconductor FXWA9306L8X (U1) and a single-bit bidirectional voltage-
level translator Nexperia 74AVC1T45 (U214) are used to translate the voltage level down
to 1.8 V.
Two clock options are available for GC2145 camera: one from CSI_MCLK of i.MX
RT117H, and the other from a 24 MHz low-power crystal oscillator (Y3). The default
option is the 24 MHz oscillator. Switching to CSI_MCLK of i.MX RT117H requires
populating R223 and R238 resistors and removing R239 resistor.
The table below shows signal mapping between the RGB camera sensor GC2145 and
i.MX RT117H MCU on the SLN-TLHMI-IOT board.
GC2145 pin name Board signal i.MX RT117H pin name (number)
RESETB GC2145_RESET GPIO_SNVS_02 (L9)
PWDN GC2145_PWDN GPIO_SNVS_06 (M9)
MCP MIPI_CSI_CLKP MIPI_CSI_CLKP (B12)
MCN MIPI_CSI_CLKN MIPI_CSI_CLKN (A12)
MDP0 MIPI_CSI_DP0 MIPI_CSI_DP0 (B11)
MDN0 MIPI_CSI_DN0 MIPI_CSI_DN0 (A11)
MDP1 MIPI_CSI_DP1 MIPI_CSI_DP1 (B13)
Table 10. GC2145 – i.MX RT117H signal mapping
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
10 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
GC2145 pin name Board signal i.MX RT117H pin name (number)
MDN1 MIPI_CSI_DN1 MIPI_CSI_DN1 (A13)
SBCL CON_I2C6_SCL GPIO_LPSR_07 (R8)
SBDA CON_I2C6_SDA GPIO_LPSR_06 (P8)
CSI_MCLK GPIO_AD_13 (L12) (for
clock from CSI_MCLK)
MCLK
24MHZ_STANDBY GPIO_SNVS_07 (R9) (for clock from crystal)
Table 10. GC2145 – i.MX RT117H signal mapping...continued
2.3.2 IR camera (FlexIO)
The SLN-TLHMI-IOT board supports an IR camera module for supplying IR images for
2D face recognition. The camera module has a GalaxyCore GC0308 VGA sensor, which
provides a full-scale integration of high performance and low power with 640V x 480H
resolution, 1/6.5-inch optical format, and on-chip ISP features.
Data is transmitted from the parallel CSI interface to the FlexIO interface of the i.MX
RT117H MCU. The FlexIO interface emulates the running timing of the parallel CSI
interface to receive IR images. The i.MX RT117H MCU configures and controls the
GC0308 IR camera via its I2C5 interface, along with two GPIOs that are used for power-
down and reset.
The GC0308 IR camera is installed on the board through a 24-pin FPC connector (Molex
505110-2491). The figure below shows the circuit diagram of the IR camera connector.
VDD_3V3
IR_CAM_VDD_3V3
VDD_1V8
GND
GND
GND
GND
GND
GND
FLEXIO_PWDN
I2C5_SCL
I2C5_SDA
FLEXIO2_FLEXIO00
FLEXIO_RESET
FLEXIO2_FLEXIO24
FLEXIO2_FLEXIO25
FLEXIO2_FLEXIO26
FLEXIO2_FLEXIO27
FLEXIO2_FLEXIO28
FLEXIO2_FLEXIO29
FLEXIO2_FLEXIO30
FLEXIO2_FLEXIO31
FLEXIO2_FLEXIO01
FLEXIO2_FLEXIO02
FLEXIO_VSYNC
C8
0.1UF
10V
C9
0.1UF
10V
R326
10K
C6
4.7uF
6.3V
L1
120 Ohm
L2
120 Ohm
J2
CON_1X24_FPC
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
C7
0.1UF
10V
Figure 8. GC0308 IR camera connector
The table below shows signal mapping between the IR camera sensor GC0308 and i.MX
RT117H MCU on the SLN-TLHMI-IOT board.
GC0308 pin names Board signals i.MX RT117H pin names (numbers)
RESETB FLEXIO_RESET GPIO_EMC_B2_15 (L2)
PWDN FLEXIO_PWDN GPIO_SD_B2_04 (F14)
HSYNC FLEXIO2_FLEXIO02 GPIO_AD_02 (R13)
VSYNC FLEXIO_VSYNC GPIO_AD_32 (K16)
Table 11. GC0308 – i.MX RT117H signal mapping
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
11 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
GC0308 pin names Board signals i.MX RT117H pin names (numbers)
INCLK FLEXIO2_FLEXIO00 GPIO_AD_00 (N12)
PCLK FLEXIO2_FLEXIO01 GPIO_AD_01 (R14)
SBCL I2C5_SCL GPIO_LPSR_05 (N8)
SBDA I2C5_SDA GPIO_LPSR_04 (N7)
D[0:7] FLEXIO2_FLEXIO[24:31] GPIO_AD_[24:31] (L13, M15,
L14, N16, L17, M17, K17, J17)
Table 11. GC0308 – i.MX RT117H signal mapping...continued
2.3.3 Reserved camera connector (parallel CSI)
The SLN-TLHMI-IOT board has a reserved parallel CSI interface to add an alternative
RGB/IR camera. This camera can be configured and controlled via the I2C6 interface
of the i.MX RT117H MCU, along with two GPIOs for power-down and reset. Data is
transmitted via a parallel CSI interface to i.MX RT117H.
Note: The RGB camera on MIPI-CSI2 and the alternative parallel camera cannot be
used together.
The figure below shows the circuit diagram of the reserved camera connector.
GND
RGB_CAM_VDD_3V3
VDD_3V3
GND
GND
GND
GND GND
VDD_1V8
CSI_MCLK
I2C6_SCL
CSI_VSYNC
CSI_HSYNC
CSI_PIXCLK
CSI_D09
CSI_D08
CSI_D06
CSI_D03
I2C6_SDA
CSI_D07
CSI_D02
CSI_D05
CSI_D04
CSI_CAM_RESET
CSI_PWDN
J3
CON_1X24_FPC
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
13
13
14
14
15
15
16
16
17
17
18
18
19
19
20
20
21
21
22
22
23
23
24
24
C10
4.7uF
6.3V
C12
0.1UF
10V
C11
0.1UF
10V
C13
0.1UF
10V
R18
10K
L3
120 Ohm
L4
120 Ohm
Figure 9. Reserved RGB/IR camera connector
The table below shows signal mapping between the reserved IR camera sensor GC0308
and i.MX RT117H MCU on the SLN-TLHMI-IOT board.
GC0308 pin names Board signals i.MX RT117H pin names (numbers)
RESETB CSI_CAM_RESET GPIO_EMC_B2_14 (M4)
PWDN CSI_PWDN GPIO_SNVS_06 (M9)
HSYNC CSI_HSYNC GPIO_AD_15 (M14)
VSYNC CSI_VSYNC GPIO_AD_14 (N14)
INCLK CSI_MCLK GPIO_AD_13 (L12)
PCLK CSI_PIXCLK GPIO_AD_12 (P17)
SBCL I2C6_SCL GPIO_LPSR_07 (R8)
SBDA I2C6_SDA GPIO_LPSR_06 (P8)
Table 12. GC0308 – i.MX RT117H signal mapping (for reserved camera)
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
12 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
GC0308 pin names Board signals i.MX RT117H pin names (numbers)
D[0:7] CSI_D[02:09] GPIO_AD_[23:16] (J12, K12,
K14, K13, L16, M16, N15, N17)
Table 12. GC0308 – i.MX RT117H signal mapping (for reserved camera)...continued
2.3.4 LEDs
The SLN-TLHMI-IOT board provides the following LEDs corresponding to the RGB and
IR camera modules:
•A pair of white LEDs (D1 and D3) corresponding to the RGB camera module
•An IR LED (D2) corresponding to the IR camera module
The RGB and IR camera LEDs are connected to LED drivers, U200 and U201,
respectively. The LED drivers can be controlled by GPIOs, which are configured as
pulse width modulation (PWM) outputs of the i.MX RT117H MCU. The brightness of the
RGB and IR camera LEDs can be adjusted automatically according to the ambient light
intensity.
The figure below shows the circuit diagrams of the RGB and IR camera LEDs.
VDD_5V
GND
GND
GND
GND
GND
VDD_5V
GND
GND
GND
GND
GND
FLEXPWM1_PWMB01
FLEXPWM1_PWMA02
L200
2.2uH
C204
4.7uF
10V
R2
0.5 OHM
R209 1K
C207
4.7uF
10V
C205
0.1UF
10V
R208
30K
C208
0.1UF
10V
R211 1K
D3
L1T2-5770000000000
CA
3
R1
1.0
U200
MP2410AGJ-Z
GND
1
SW
2
VIN
3
FB
4
EN/DIM
5
BST
6
D2
OCIR35-80I852-P0
CA1
A2
C206 0.01UF
L201
2.2uH
U201
MP2410AGJ-Z
GND
1
SW
2
VIN
3
FB
4
EN/DIM
5
BST
6
R210
30K
C1 10uF
10v
D1
L1T2-5770000000000
CA
3
C2 10uF
10v
C209 0.01UF
Figure 10. RGB and IR camera LEDs
The table below shows the i.MX RT117H MCU pins that drive RGB and IR camera LEDs
on the SLN-TLHMI-IOT board.
LED Board signal i.MX RT117H pin name (number)
RGB camera LED FLEXPWM1_PWMB01 GPIO_AD_03 (P15)
IR camera LED FLEXPWM1_PWMA02 GPIO_AD_04 (M13)
Table 13. Driver pins for RGB and IR camera LEDs
2.4 Display module
The SLN-TLHMI-IOT board supports a 5.5 inch TFT LCD display (Rocktech
RK055AHD091) with 720x1280 resolution, LED backlight, full viewing angle, MIPI
interface, and capacitive touch panel. The RK055AHD091 LCD display is connected to
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
13 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
the i.MX RT117H MCU via two-lane MIPI interface. The touch panel is controlled by the
i.MX RT117H MCU via its I2C5 interface and several GPIOs.
The RK055AHD091 LCD display is installed on the board through a 40-pin FPC MIPI
display connector (Wurth 68714014022). The figure below shows the circuit diagram of
the display connector.
GND
VDD_2V8
GND
GND
VDD_1V8
VDD_1V8
GND
VDD_3V3
GND
VDD_5V
GND
GND
MIPI_DSI_DN0
MIPI_DSI_DP0
MIPI_DSI_DN1
MIPI_DSI_DP1
MIPI_DSI_CLKN
MIPI_DSI_CLKP
LCD_RST_B
LCD_LPTE
I2C5_SCL
CTP_RST_B
CTP_INT
LCM_PWR_EN
Backlight_CTL
I2C5_SDA
J206
CON_1x40
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
S1
S2
C44
4.7uF
10V
D6 RB521S30
AC
C45
4.7uF
6.3V
C43
0.1UF
10V
R46 10K
TP212
C46
0.1UF
10V
TP209
TP214
C47
1.0UF
10V
R293 100
DNP
TP210 R304 100
DNP
C48
1.0UF
10V
R294 100
DNP
TP211
R47
10K
TP213
BL-
BL+
For MIPI DSI Compliance Test
(100ohm resistors and Test Points)
Figure 11. RK055AHD091 display connector
The table below shows signal mapping between the RK055AHD091 LCD display and
i.MX RT117H MCU on the SLN-TLHMI-IOT board.
RK055AHD091 pin name Board signal i.MX RT117H pin name (number)
MIPI_TDN0 MIPI_DSI_DN0 MIPI_DSI_DN0 (A8)
MIPI_TDP0 MIPI_DSI_DP0 MIPI_DSI_DP0 (B8)
MIPI_TDN1 MIPI_DSI_DN1 MIPI_DSI_DN1 (A10)
MIPI_TDP1 MIPI_DSI_DP1 MIPI_DSI_DP1 (B10)
MIPI_TCN MIPI_DSI_CLKN MIPI_DSI_CLKN (A9)
MIPI_TCP MIPI_DSI_CLKP MIPI_DSI_CLKP (B9)
LRSTB LCD_RST_B GPIO_EMC_B2_12 (M2)
LPTE LCD_LPTE GPIO_AD_05 (P13)
CTP_SDA I2C5_SDA GPIO_LPSR_04 (N7)
CTP_SCL I2C5_SCL GPIO_LPSR_05 (N8)
CTP_RST CTP_RST_B GPIO_EMC_B2_11 (L4)
CTP_INT CTP_INT GPIO_EMC_B2_10 (R2)
POWER_EN LCM_PWR_EN GPIO_DISP_B2_15 (A4)
PWM Backlight_CTL GPIO_AD_06 (N13)
Table 14. RK055AHD091 – i.MX RT117H signal mapping
The backlight LEDs of the RK055AHD091 LCD display are driven by a boost converter
composed of UM1663S, which is a highly integrated LED driver IC. The brightness of the
backlight LED can be controlled by a GPIO that outputs a PWM signal.
The figure below shows the circuit diagram of the UM1663S boost driver.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
14 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
VREF=200mV, DRIVE CURRENT 40mA
GND
GND
GND
GND
GND
VDD_3V3
Backlight_CTL
R341
0
C63
0.1UF
10V
L8 10uH
12
R63
100K
DNP
D8
1N4148WS
A C
D9
MBRA160T3G
A C
R72 0
DNP
C65
0.1UF
DNP
10V
R74
10
Q1000
NTS2101PT1G
1
32
R75
10
U12
UM1663S
SW
1
GND
2
FB 3
SHDN
4OVP 5
VIN
6
C64
1uF
35V
R65 0DNP
R340
10K
C62
4.7uF
10V
R73 0DNP
BL-
BL+
Figure 12. UM1663S boost driver
The table below shows signal mapping between the UM1663S boost driver and i.MX
RT117H MCU on the SLN-TLHMI-IOT board.
UM1663S pin name Board signal i.MX RT117H pin name (number)
SHDN Backlight_CTL GPIO_AD_06 (N13)
Table 15. UM1663S – i.MX RT117H signal mapping
2.5 Wireless connectivity
The SLN-TLHMI-IOT board supports the Azurewave AW-AM510 advanced IEEE 802.11
a/b/g/n wireless LAN (WLAN) + Bluetooth 5.1 combo module, which is based on the
highly integrated IW416 Wi-Fi 4 and Bluetooth 5.1 SoC.
The AW-AM510 module supports an SDIO device interface that conforms to the industry
SDIO full-speed card specification. It allows the i.MX RT117H MCU to access the
wireless SoC device using the SDIO bus protocol. It also supports a high-speed universal
asynchronous receiver/transmitter (UART) interface, which is compliant to the industry
standard 16550 specification. To provide physical transport between the Bluetooth SoC
device and i.MX RT117H MCU for exchanging Bluetooth data, high-speed baud rates are
supported.
An external low-power oscillator provides the 32 kHz clock to the AW-AM510 module. For
the AW-AM510 module, the i.MX RT117H MCU can complete functions, such as reset,
power down, and wake-up through GPIOs. The Bluetooth SoC device and Wi-Fi SoC
device can also wake up the entire SLN-TLHMI-IOT system from Low-Power mode via
GPIOs.
The figure below shows the circuit diagram of the WLAN+Bluetooth combo module AW-
AM510.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
15 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Wi-Fi_VBAT W i-Fi_VBAT
GNDGND GND
GND
GND
GND
GND
VDD_3V3 W i-Fi_VBAT
VDD_3V3
GND
GND GND GND GND GND GND
RTC_XTALI
WL_WAKE
BT_REG_ON
WL_REG_ON
C39
33PF
DNP
TP21 SILK = RXD
TP22 SILK = RTS
C54
TBD
0DNP R40
0R311
L7
600 OHM
1 2
C52
33PF
DNP
C347
4.7uF
C55
TBD
0DNP R41
U10
1
AW-AM510
GND1
2
WL_BT_ANT
3GND3 4NC4 5NC5
6BT_HOST_WAKE_DEV
7
8NC8
BT_DEV_WAKE_HOST
9
VDD33
10 NC10 11 NC11
WL_DIS 12
13
WL_DEV_WAKE_HOST
14
SDIO_DATA_2 15
SDIO_DATA_3 16
SDIO_DATA_CMD 17
SDIO_DATA_CLK
18
SDIO_DATA_0 19
SDIO_DATA_1
20 GND20
21
NC21
22
VDDIO
NC23 23
24 SLP_CLK
25 PCM_OUT
26 PCM_CLK
27 PCM_IN
28 PCM_SYNC
29 NC29 30 NC30 31 GND31 32 NC32 33 GND33
BT_DIS
34
35 NC35 36 GND36 37 NC37 38 GPIO13
39 GPIO14
40 NC40
41 UART_RTS
42 UART_TX
43 UART_RX
44 UART_CTS
C51
33PF
DNP
C42
2.2UF
C35
0.1UF
0DNP R42
0R310
C50
33PF
DNP
0DNP R43
C36
22uF
16V
C49
33PF
DNP
D7
DNP
1 2
PESD2V5Y1BSFYL
R314
10K
0R306
C37
0.1UF
0R309
R307
10K
TP19 SILK = CTS
C53
10PF
C41
10uF
10V
0
R71 J8
12
20449-001E
3
4
R315
10K
TP20 SILK = TXD
0R305
C38
0.1UF
L211
2.2uH
1 2
LQM2HPN2R2MGHL
R308
10K
DNP
C57
4.7uF
VDD
Output
GND
Tri-State
VDD_3V3 Y2
42
32.768 kHz
1 3
R317
10K
DNP
TP18
C56
SILK = Wi-Fi_VBAT
0.1UF
0R312
0R313 R316
10K
DNP
R44 22
C40
33PF
DNPR45
10K
BT_UART2_CTS
BT_UART2_RTS
BT_UART2_TXD
BT_UART2_RXD
ANT_50E RF_50E
WIFI_32K
GND GND GND
GND
BLE UART
RF Trace : 50 ohm Impedance
Wi-Fi SDIO
BT_UART2_RTS
BT_UART2_TXD
BT_UART2_RXD
BT_UART2_CTS
BT_WAKE
BT_DEV_WAKE
SAI4_RX_DATA
MIC_BITSTREAM03
JTAG_nTRST
MIC_BITSTREAM00
WL_SD1_D0
WL_SD1_D1
WL_SD1_D2
WL_SD1_D3
WL_SD1_CMD
WL_SD1_CLK
Figure 13. AW-AM510 module
The table below shows signal mapping between the WLAN+Bluetooth combo module
AW-AM510 and i.MX RT117H MCU on the SLN-TLHMI-IOT board.
AW-AM510 pin name Board signal i.MX RT117H pin name (number)
BT_HOST_WAKE_ DEV BT_DEV_WAKE GPIO_SD_B2_05 (E14)
BT_DEV_WAKE_HOST BT_WAKE WAKEUP (T8)
UART_RTS BT_UART2_RTS GPIO_DISP_B2_13 (A5)
UART_TX BT_UART2_TXD GPIO_DISP_B2_10 (D9)
UART_RX BT_UART2_RXD GPIO_DISP_B2_11 (A6)
UART_CTS BT_UART2_CTS GPIO_DISP_B2_12 (B6)
BT_DIS BT_REG_ON GPIO_AD_35 (G17)
WL_DIS WL_REG_ON GPIO_AD_34 (J16)
WL_DEV_WAKE_ HOST WL_WAKE WAKEUP (T8)
SDIO_DATA_0 WL_SD1_D0 GPIO_SD_B1_02 (C15)
SDIO_DATA_1 WL_SD1_D1 GPIO_SD_B1_03 (B17)
SDIO_DATA_2 WL_SD1_D2 GPIO_SD_B1_04 (B15)
SDIO_DATA_3 WL_SD1_D3 GPIO_SD_B1_05 (A16)
SDIO_DATA_CMD WL_SD1_CMD GPIO_SD_B1_00 (B16)
SDIO_DATA_CLK WL_SD1_CLK GPIO_SD_B1_01 (D15)
PCM_SYNC JTAG_nTRST GPIO_LPSR_10 (R5)
PCM_IN MIC_BITSTREAM00 GPIO_LPSR_09 (P5)
PCM_CLK MIC_BITSTREAM03 GPIO_LPSR_12 (U5)
PCM_OUT SAI4_RX_DATA GPIO_LPSR_13 (U6)
Table 16. AW-AM510 – i.MX RT117H signal mapping
2.6 Audio
The SLN-TLHMI-IOT board includes voice control and audio prompts, which are used
alongside the onscreen animation to enhance the user experience.
The SLN-TLHMI-IOT board comes pre-assembled with a 3 W, mono, filter-less, class-D
Diodes Incorporated PAM8013 amplifier, which has high PSRR and differential input. A 2
W PUI ASE02808MR-150-R speaker is also enclosed with the board.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
16 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
Amplifier gain is fixed and defined by R20/R23 value. Volume control has to occur in the
software domain. Audio stream (similar to PWM) is provided by the i.MX RT117H MQS
interface and is filtered before feeding the analog audio amplifier. Although the amplifier
is connected to MQS-RIGHT/MQS_LEFT (PWM) from i.MX RT117H, the incoming signal
must be differential (complementary digital data).
The figure below shows the circuit diagram of the audio amplifier.
VDD_5V
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
MQS_RIGHT
MQS_LEFT
AUDIO_SD
C18
220PF
SPKN
C19
0.022UF
C17
220PF
C20
1.0UF
R24
10K
DNP
C15
1000pF
FB2
120 OHM@100MHz
1 2
C262
0.1UF
SPKP
R23
82K
R25
10K
R19
10K
C21
1000pF
R22
10K
R20
82K
C14
0.022UF
R21
10K
DNP
C22
10uF
PAM8013
U4
OUT+
C3
PVDD
B2
OUT-
A3
VDD
B1
IN-
C1 IN+
A1
SD
C2
GND
A2
PGND
B3
FB3
120 OHM@100MHz
1 2
OUTP
OUT+
OUT-
OUTN
Figure 14. Class-D audio amplifier
The table below shows signal mapping between the audio amplifier PAM8013 and i.MX
RT117H MCU on the SLN-TLHMI-IOT board.
PAM8013 pin name Board signal i.MX RT117H pin name (number)
INP MQS_RIGHT GPIO_EMC_B1_40 (K1)
INN MQS_LEFT GPIO_EMC_B1_41 (L1)
SD AUDIO_SD GPIO_EMC_B2_19 (U2)
Table 17. PAM8013 – i.MX RT117H signal mapping
2.7 Sensors
The SLN-TLHMI-IOT board supports the following sensors:
•Two micro-electromechanical systems (MEMS) microphones
•One passive infrared (PIR) sensor
2.7.1 Microphones
The SLN-TLHMI-IOT board embeds two Knowles SPH0641LM4H-1 miniature, high-
performance, low-power, bottom-port silicon digital microphones (M200 and M201) with
single-bit PDM output. To allow data from the two microphones transmitting on the same
data line, the SELECT pin of M200 is connected to VDD_1V8 whereas the SELECT pin
of M201 is connected to GND. One of the microphones is sampled on the rising edge of
the MIC_CLK signal and the other microphone on the falling edge of signal, by the MCU.
To achieve better signal-to-noise ratio (SNR) of the audio input stream, the microphones
are powered by 1.8 V. An additional voltage-level translator NTB0102DP is required to
interface to the i.MX RT117H MCU with the appropriate levels.
The figure below shows the circuit diagrams of the two microphones.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
17 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
GND
GND
GND
GND
GND
GND
GND
VDD_1V8
GND VDD_1V8
VDD_1V8
VDD_1V8
VDD_3V3
GND
GND
MIC_CLK
MIC_BITSTREAM00
M201
SPH0641LM4H-1
DATA
1
GND
3
CLOCK
4
VDD
5
SELECT
2
R297
33
M200
SPH0641LM4H-1
DATA
1
GND
3
CLOCK
4
VDD
5
SELECT
2
C329
0.1UF
R301
33
R298
33
C343
0.1UF
C365
0.1UF
10V
R299 0
U212
NTB0102DP
GND
2
B2
1
VCCB
7
VCCA
3
B1
8
OE
6
A1
5
A2
4
C366
0.1UF
10V
C328
200PF
C344
200PF
Figure 15. Microphones
The table below shows signal mapping between each microphone SPH0641LM4H-1 and
i.MX RT117H MCU on the SLN-TLHMI-IOT board.
SPH0641LM4H-1 pin name Board signal i.MX RT117H pin name (number)
DATA MIC_BITSTREAM00 GPIO_LPSR_09 (P5)
CLOCK MIC_CLK GPIO_LPSR_08 (U8)
Table 18. SPH0641LM4H-1 – i.MX RT117H signal mapping
2.7.2 PIR sensor
To meet the low power consumption requirements of applications, a PIR sensor Murata
IRA-S210ST01 is embedded on the front (top) side of the SLN-TLHMI-IOT board. The
PIR sensor output signal is amplified and filtered before it triggers two comparators to
generate a digital signal, which connects to the WAKEUP pin of the i.MX RT117H MCU
and wakes up the entire system from deep sleep.
The figure below shows the circuit diagram of the PIR sensor.
GND
GND
GND
PIR_VCC_3V3
GND
GND
VDD_3V3_SNVS
GND
GND
PIR_VCC_3V3
GND
GND
PIR_VCC_3V3
GND
PIR_VCC_3V3
PIR_VCC_3V3
GND
GND
PIR_VCC_3V3
GND
GND
PIR_VCC_3V3
PIR_WAKE
R257
120K
U3
IRA-S210ST01
DRAIN
1
SOURCE
2
GROUND
3
C255
0.1UF
10V
C253
0.1UF
10V
+
-
VCC
VEENC
U209
NCX2202GM
4
3
5
62
1
TP206
C263 0.01UF
R255 0
R271
22K
R252 22K
C251
0.1UF
10V
R274
499K
R256
220K
C249 22UF
6.3V
R254
1
C248
22UF
6.3V
R273
499K
C256
0.1UF
10V
C264 0.01UF
+
-
V+
V-
U211A
TLV522DGK
3
21
84
R253
47K
R259
220K
TP207
R258
100K
DNP
R275 1.2M
C250
1000pF
+
-
VCC
VEENC
U208
NCX2202GM
4
3
5
62
1
TP205
C252
22UF
6.3V
+
-
U211B
TLV522DGK
5
6
7
R272 1.2M
Figure 16. PIR sensor
Note: You can also use some fully integrated digital PIR sensors to generate the
WAKEUP signal to the i.MX RT117H MCU.
The table below shows signal mapping between the PIR sensor IRA-S210ST01 and i.MX
RT117H MCU on the SLN-TLHMI-IOT board.
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
18 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
IRA-S210ST01 pin name Board signal i.MX RT117H pin name (number)
PIR PIR_WAKE WAKEUP (T8)
Table 19. IRA-S210ST01 – i.MX RT117H signal mapping
2.8 Power circuitry
The SLN-TLHMI-IOT board can be powered from an external power source through
a USB Type-C connector (J7). The 5 V input power (VDD_5V) is used to power the
complete solution and it can be controlled by a jumper (J5).
To show the power ON status of the whole system, another jumper (J210) and an LED
(D201) are used. If the jumper is shorted, then the LED indicates whether the whole
system is powered ON.
The figure below shows the USB Type-C connector circuit diagram.
VBUS_5VDD GND
USB_OTG1_VBUS
GNDGND
GND GND
GND VBUS_5VDD
VDD_5V
2
USB_DP
3
USB_DM R342
1K
C16
0.1UF
J210
HDR 1X2 TH
1
2
JUMPER = 1-2
C271
0.1UF
C289
0.1UF
J5
HDR 1X2 TH
1
2
JUMPER = 1-2
R32
5.1K
D201
A
GREEN
C
R284
5.1K
FB1
1K
1 2
J7
USB_TYPE_C
B1
GND_B1
A4 VBUS_A4
A9 VBUS_A9
A2 SSTXp1
A3 SSTXn1
SSRXn2
A10
SSRXp2
A11
Dp1
A6
Dn1
A7
CC1
A5
A1 GND_A1
SBU1
A8
B2
SSTXp2 B3
SSTXn2
B4
VBUS_B4
CC2 B5
Dp2 B6
Dn2 B7
SBU2 B8
B9
VBUS_B9
SSRXn1 B10
SSRXp1 B11
B12
GND_B12
A12 GND_A12 SH2
SHIELD_2
SH1 SHIELD_1
SH4 SHIELD_4 SH3
SHIELD_3
L204
1
4
90Ohms@100MHz
D+
D- ID
GND
VBUS
U5
1 2
TPD4S012DRYR
3
4
5
6
1 2
FB4 28Ohm
CC2
CC1 DP DP
DM DM
CC1 CC2
SHIELD SHIELD
SHIELD
GNDGND
USB_DM
USB_DP
GND
Figure 17. USB Type-C connector
For electrostatic discharge (ESD) protection, an ESD protection diode array, based on a
four-channel transient voltage suppressor, is connected to the USB interface.
A DC-DC buck regulator (U207) generates the VDD_3V3 voltage to power the
microcontroller, camera, display, and other onboard peripherals. The VDD_3V3 voltage
respects the power specifications for every component embedded on the SLN-TLHMI-
IOT board.
VDD_5V
VDD_3V3
PMIC_ON_REQ
C244
22PF
50V
C243
0.1UF
C241
22uF
16V
AP3429KT
U207
VIN
4
GND
2
EN
1FB 5
LX 3
C242
22uF
16V
R251
100K
DNP
TP204
SILK = VDD_3V3
C247
22uF
16V
R245
150K
L203
2.2uH
1 2
R265 0
C246
0.1UF
C245
0.1UF
R250 10K
R249
680K
Figure 18. 3.3 V DC-DC buck regulator
A linear regulator (U202) generates the VDD_2V8 voltage to power the MIPI display and
MIPI camera. A linear regulator (U204, not populated) can be populated to generate
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
19 / 27

NXP Semiconductors MCU-SMHMI-HDUG
Smart HMI Hardware Development User Guide
the VDD_1V2 voltage. Both are controlled by PMIC_STBY_REQ from the i.MX RT117H
MCU.
The figure below shows the circuit diagram for the VDD_2V8 and VDD_1V2 voltage
regulators.
VDD_5V
VDD_5V
VDD_2V8
VDD_1V2
PMIC_STBY_REQ
C219
0.1UF
C224
0.1UF
DNP
C217
0.1UF
U202
AP2127K-2.8TRG1
VIN
1
2
GND
SHUTDOWN
3
NC
4
VOUT
5
C216
0.1UF
C212
22uF
16V
U204 AP2127K-1.2TRG1
DNP
VIN
1
2
GND
SHUTDOWN
3
NC
4
VOUT
5
R212 0
C210
22uF
DNP
16V
TP202
C231
22uF
DNP
16V
R216 0
DNP
R6
100K
DNP
C230
0.1UF
DNP C229
0.1UF
DNP
C220
22uF
16V
C228
22uF
DNP
16V
TP200
SILK = VDD_2V8
Figure 19. VDD_2V8 and VDD_1V2 voltage regulators
In addition, the board provides the following linear regulators to supply power to
hardware components related to the Low-Power mode:
•U210: Generates the VDD_3V3_SNVS voltage
•U203: Generates the VDD_1V8 voltage
These regulators continue to supply power even after the system has entered the Low-
Power mode. In the Low-Power mode, other regulators that supply power to the MCU
and some board peripherals (such as sensors and display) are shut down.
The figure below shows the circuit diagram for the voltage regulators for the Low-Power
mode.
Always ON
VDD_5V
VDD_5V
VDD_3V3_SNVS
VDD_1V8
C226
22uF
16V
C259
0.1UF
C225
0.1UF
C261
22uF
16V
TP201
SILK = VDD_1V8
U210
AP2127K-3.3TRG1
VIN
1
2
GND
SHUTDOWN
3
NC
4
VOUT
5
C258
22uF
16V
C260
0.1UF
R267 0
C223
0.1UF
C222
22uF
16V
R213 0
R321
0
C218
0.1UF
C221
22uF
DNP
16V
TP208
SILK = VDD_3V3_SNVS
U203
AP2127K-1.8TRG1
VIN
1
2
GND
SHUTDOWN
3
NC
4
VOUT
5
Figure 20. Voltage regulators for Low-Power mode
2.9 User interface buttons
The SLN-TLHMI-IOT board has five push buttons: SW0, SW1, SW2, SW3, and SW4.
These buttons are placed on the back (bottom) side of the board. They are connected to
the i.MX RT117H MCU through five GPIOs:
•SW0 button is connected to the WAKEUP pin of the i.MX RT117H MCU and it should
be reserved to control low-power modes
MCU-SMHMI-HDUG All information provided in this document is subject to legal disclaimers. © NXP B.V. 2022. All rights reserved.
User guide Rev. 0 — 4 November 2022
20 / 27