Panasonic FP-E Owner's manual

Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

i
Table of Contents
Chapter 1 Relays, Memory Areas and Constants
1.1 Table of Relays, Memory Areas and Constants 1 -2........................
1.1.1 FP0/FP−e1-2................................................
1.1.2 FP0R 1 -7....................................................
1.1.3 FPΣ1-9.....................................................
1.1.4 FP−X1-13...................................................
1.1.5 FP2 1 -15.....................................................
1.1.6 FP2SH 1 -17..................................................
1.1.7 FP10SH 1 -19.................................................
1.1.8 Relay Numbers 1 -21..........................................
1.2 Explanation of Relays 1 -24.............................................
1.2.1 External Input Relays (X) 1 -24..................................
1.2.2 External Output Relays (Y) 1 -25................................
1.2.3 Internal Relays (R) 1 -26........................................
1.2.4 Special Internal Relays 1 -28....................................
1.2.5 Link Relays (L) for FPΣ,FP−X, FP0R 1 -29.......................
1.2.6 Link Relays (L) for FP2/FP2SH/FP10SH 1 -31.....................
1.2.7 Timer (T) 1 -35................................................
1.2.8 Counter (C) 1 -36..............................................
1.2.9 Items Shared by the Timer and Counter 1 -37.....................
1.2.10 Pulse Relays (P) 1 -39.........................................
1.2.11 Error Alarm Relays (E) 1 -41....................................
1.3 Explanation of Memory Areas 1 -44......................................
1.3.1 Data Register (DT) 1 -44.......................................
1.3.2 Special Data Registers (DT) 1 -46...............................
1.3.3 File Registers (FL) 1 -48........................................
1.3.4 WX, WY, WR and WL 1 -49.....................................
1.3.5 Link Data Registers (LD) for FPΣ/FP−X/FP0R 1 -50................
1.3.6 Link Data Registers (LD) for FP2/FP2SH/FP10SH 1 -52............
1.3.7 Set Value Area for Timer/Counter (SV) 1 -56......................
1.3.8 Elapsed Value Area for Timer/Counter (EV) 1 -57..................
1.3.9 Index Registers (IX, IY) (for FP0, FP−e) 1 -58.....................
1.3.10 Index Registers (I0 to ID) (for FPΣ/FP−X/FP0R) 1 -61..............
1.3.11 Index Registers (I0 to ID) (for FP2, FP2SH and FP10SH) 1 -62......
1.4 Explanation of Constants 1 -72..........................................
1.4.1 Integer Type Decimal Constants (K) 1 -72.........................
1.4.2 Hexadecimal Constants (H) 1 -73................................
1.4.3 Floating Point Type Real Numbers (f) 1 -74.......................
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
ii
1.4.4 BCD Type Real Numbers (H) (for FP2, FP2SH and FP10SH) 1 -79...
1.4.5 Character Constants (M) 1 -80..................................
1.5 Data Ranges Which can be Handled in the PLC 1 -81......................
1.5.1 Data Ranges Which can be Handled in the PLC 1 -81..............
1.5.2 Overflow and Underflow 1 -84...................................
Chapter 2 Basic Instructions
2.1 Composition of Basic Instructions 2 - 3...................................
2.1.1 Sequence Basic Instructions 2 - 3................................
2.1.2 Basic Function Instructions 2 - 4.................................
2.1.3 Control Instructions 2 - 4........................................
2.1.4 Data Compare Instructions 2 - 5.................................
2.2 Number of Steps in the FP2, FP2SH and FP10SH 2 - 6.....................
Chapter 3 High−level Instructions
3.1 Composition of High-level Instructions 3 - 3...............................
3.1.1 Composition 3 - 3..............................................
3.1.2 High-level Instruction Numbers and Program Input 3 - 4.............
3.1.3 High-level Instruction and Execution Condition (Trigger) 3 - 5........
3.1.4 “F” and “P” Type High-level Instructions 3 - 6......................
Chapter 4 Precautions Concerning Programs
4.1 Changing the Set Value of Timer/Counter During RUN 4 -3.................
4.1.1 Method of Rewriting Constant in the Program 4 -3.................
4.1.2 Method of Rewriting a Value in the Set Value Area 4 -5.............
4.2 Use of Duplicated Output 4 -8...........................................
4.2.1 Duplicated Output 4 -8.........................................
4.2.2 When Output is Repeated with an OT, KP, SET, or RST
Instruction 4 -9................................................
4.3 Leading Edge Detection Method 4 -10...................................
4.3.1 Instructions of Leading Edge Detection Method 4 -10...............
4.3.2 Operation and Precautions at Run Start Time 4 -11................
4.3.3 Precautions when Using a Control Instruction 4 -13................
4.4 Operation Errors 4 -15.................................................
4.4.1 Operation Errors 4 -15.........................................
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
iii
4.4.2 Operation Mode when an Operation Error Occurs 4 -16.............
4.4.3 Dealing with Operation Errors 4 -17..............................
4.4.4 Points to Check in Program 4 -18................................
4.5 Handling Index Registers 4 -19..........................................
4.5.1 Index Registers 4 -19..........................................
4.5.2 Memory Areas Which can be Modified with Index Registers 4 -20....
4.5.3 Example of Using an Index Register 4 -21........................
4.6 Handling BCD Data 4 -25..............................................
4.6.1 BCD Data 4 -25...............................................
4.6.2 Handling BCD Data in the Programmable Controller 4 -25...........
4.7 Precautions for Programming 4 -27......................................
4.8 Rewrite Function During RUN 4 -28......................................
4.8.1 Operation of Rewrite During RUN 4 -28...........................
4.8.2 Cases Where Rewriting During Run is not Possible 4 -29...........
4.8.3 Procedures and Operation of Rewrite During RUN 4 -31............
4.9 Processing During Forced Input and Output 4 -32.........................
4.9.1 Processing when forced input/output is initiated during RUN 4 -32....
4.10 Second Program Area (FP2SH, FP10SH) 4 -34...........................
Chapter 5 Appendix
5.1 System Registers / Special Internal Relays / Special Data Registers....... 5−3
5.1.1 Table of System Registers for FP0 5−5...............................
5.1.2 Table of Special Internal Relays for FP0 5−15.........................
5.1.3 Table of Special Data Registers for FP0 5−18.........................
5.1.4 Table of System Registers for FP−e5−28............................
5.1.5 Table of Special Internal Relays for FP−e5−32.......................
5.1.6 Table of Special Data Registers for FP−e5−36........................
5.1.7 Table of System Registers for FP0R 5−43............................
5.1.8 Table of Special Internal Relays for FP0R 5−49.......................
5.1.9 Table of Special Data Registers for FP0R 5−59.......................
5.1.10 Table of System Registers for FPΣ5−78............................
5.1.11 Table of Special Internal Relays for FPΣ5−84.......................
5.1.12 Table of Special Data Registers for FPΣ5−93.......................
5.1.13 Table of System Registers for FP−X5−107.........................
5.1.14 Table of Special Internal Relays for FP−X5−119.....................
5.1.15 Table of Special Data Registers for FP−X5−130....................
5.1.16 Table of System Registers for FP2/FP2SH/FP10SH 5−151...........
5.1.17 Table of Special Internal Relays for
FP1/FP−M/FP2/FP2SH/FP10SH/FP3 5−165........................................................
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
iv
5.1.18 Special Data Registers for FP2/FP2SH/FP3/FP10SH 5−176..........
5.2 Table of Basic Instructions 5−201.........................................
5.3 Table of High−level Instructions 5−209.....................................
5.4 Table of Error codes 5−229...............................................
5.5 MEWTOCOL−COM Communication Commands 5−242......................
5.6 Hexadecimal/Binary/BCD 5−243..........................................
5.7 ASCII Codes 5−244.....................................................
Record of changes R-1...............................................
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
v
Basic Instructions
Sequence basic instructions
ST Start 2 −8...................
ST/ Start Not 2 −8...............
OT Out 2 −8....................
/ Not 2 −10...................
AN AND 2 −11..................
AN/ AND Not 2 −11..............
OR OR 2 −12...................
OR/ OR Not 2 −12................
ST↑Leading edge start 2 −14......
ST↓Trailing edge start 2 −14......
AN↑Leading edge AND 2 −14.....
AN↓Trailing edge AND 2 −14......
OR↑Leading edge OR 2 −14.......
OR↓Trailing edge OR 2 −14.......
OT↑Leading edge out 2 −16.......
OT↓Trailing edge out 2 −16.......
ALT Alternative out 2 −18.........
ANS AND stack 2 −19.............
ORS OR stack 2 −21..............
PSHS Push stack 2 −23............
RDS Read stack 2 −23............
POPS Pop stack 2 −23.............
DF Leading edge differential 2 −26
DF/ Trailing edge differential 2 −26.
DFI Leading edge differential
(initial execution type) 2 −30...
SET Set 2 −32...................
RST Reset 2 −32.................
KP Keep 2 −34.................
NOP No operation 2 −35...........
Basic function instructions
TML On−delay timer TML 2 −36....
TMR On−delay timer TMR 2 −42....
TMX On−delay timer TMX 2 −42....
TMY On−delay timer TMY 2 −42....
CT Counter 2 −48...............
SR Shift register 2 −54...........
Control instructions
MC Master control relay 2 −57.....
MCE Master control relay end 2 −57.
JP Jump 2 −61.................
LBL Label 2 −61, 2 −64..........
LOOP Loop 2 −64..................
BRK Break 2 −68.................
ED End 2 −70...................
CNDE Conditional end 2 −71........
EJECT Eject 2 −73...................
Step ladder instructions
SSTP Start step 2 −75..............
NSTL Next step 2 −75..............
NSTP Next step 2 −75..............
CSTP Clear step 2 −75.............
STPE Step end 2 −75..............
SCLR Clear multiple processes 2 −85
Subroutine instructions
CALL Subroutine call 2 −86.........
FCAL Output off type
subroutine call 2 −89.........
SUB Subroutine entry 2 −86........
RET Subroutine return 2 −86.......
Interrupt instructions
INT Interrupt 2 −91. 2 −97........
IRET Interrupt return 2 −91, 2 −97..
ICTL Interrupt control 2 −102, 2 −110
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
vi
Special setting instructions
SYS1 Communication conditions
setting 2 −119...............
Password setting 2 −123......
Interrupt setting 2 −125.......
PLC link time setting 2 −127...
Change high−speed counter
operation mode 2 −129.......
MEWTOCOL−COM response
control 2 −131...............
SYS2 Change system registers
(No.40 to No.47,
No.50 to No.57) 2 −133.......
Data compare instructions
ST= 16−bit data compare
(Start) 2 −136................
ST<> 16−bit data compare
(Start) 2 −136................
ST> 16−bit data compare
(Start) 2 −136................
ST>= 16−bit data compare
(Start) 2 −136................
ST< 16−bit data compare
(Start) 2 −136................
ST<= 16−bit data compare
(Start) 2 −136................
STD= 32−bit data compare
(Start) 2 −138................
STD<> 32−bit data compare
(Start) 2 −138................
STD> 32−bit data compare
(Start) 2 −138................
STD>= 32−bit data compare
(Start) 2 −138................
STD< 32−bit data compare
(Start) 2 −138................
STD<= 32−bit data compare
(Start) 2 −138................
STF= Floating point real number data
comparison: (Start) 2 −140....
STF<> Floating point real number data
comparison: (Start) 2 −140....
STF> Floating point real number data
comparison: (Start) 2 −140....
STF>= Floating point real number data
comparison: (Start) 2 −140....
STF< Floating point real number data
comparison: (Start) 2 −140....
STF<= Floating point real number data
comparison: (Start) 2 −140....
AN= 16−bit data compare
(AND) 2 −142................
AN<> 16−bit data compare
(AND) 2 −142................
AN> 16−bit data compare
(AND) 2 −142................
AN>= 16−bit data compare
(AND) 2 −142................
AN< 16−bit data compare
(AND) 2 −142................
AN<= 16−bit data compare
(AND) 2 −142................
AND= 32−bit data compare
(AND) 2 −144................
AND<> 32−bit data compare
(AND) 2 −144................
AND> 32−bit data compare
(AND) 2 −144................
AND>= 32−bit data compare
(AND) 2 −144................
AND< 32−bit data compare
(AND) 2 −144................
AND<= 32−bit data compare
(AND) 2 −144................
ANF= Floating point real number data
comparison: (AND) 2 −146....
ANF<> Floating point real number data
comparison: (AND) 2 −146....
ANF> Floating point real number data
comparison: (AND) 2 −146....
ANF>= Floating point real number data
comparison: (AND) 2 −146....
ANF< Floating point real number data
comparison: (AND) 2 −146....
ANF<= Floating point real number data
comparison: (AND) 2 −146....
OR= 16−bit data compare
(OR) 2 −148.................
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
vii
OR<> 16−bit data compare
(OR) 2 −148.................
OR> 16−bit data compare
(OR) 2 −148.................
OR>= 16−bit data compare
(OR) 2 −148.................
OR< 16−bit data compare
(OR) 2 −148.................
OR<= 16−bit data compare
(OR) 2 −148.................
ORD= 32−bit data compare
(OR) 2 −150.................
ORD<> 32−bit data compare
(OR) 2 −150.................
ORD> 32−bit data compare
(OR) 2 −150.................
ORD>= 32−bit data compare
(OR) 2 −150.................
ORD< 32−bit data compare
(OR) 2 −150.................
ORD<= 32−bit data compare
(OR) 2 −150.................
ORF= Floating point real number data
comparison: (OR) 2 −152.....
ORF<> Floating point real number data
comparison: (OR) 2 −152.....
ORF> Floating point real number data
comparison: (OR) 2 −152.....
ORF>= Floating point real number data
comparison: (OR) 2 −152.....
ORF< Floating point real number data
comparison: (OR) 2 −152.....
ORF<= Floating point real number data
comparison: (OR) 2 −152.....
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
viii
High−level Instructions
Data transfer instructions
F0 MV 16-bit data move 3 −8..........................................
P0 PMV
F1 DMV 32-bit data move 3 −10........................................
P1 PDMV
F2 MV/ 16-bit data invert and move 3 −12..............................
P2 PMV/
F3 DMV/ 32-bit data invert and move 3 −14..............................
P3 PDMV/
F4 GETS Reading of head word No. of the specified slot. 3 −16.............
P4 PGETS
F5 BTM Bit data move 3 −17..........................................
P5 PBTM
F6 DGT Hexadecimal digit data move 3 −21.............................
P6 PDGT
F7 MV2 Two 16-bit data move 3 −25...................................
P7 PMV2
F8 DMV2 Two 32-bit data move 3 −27...................................
P8 PDMV2
F10 BKMV Block move 3 −29............................................
P10 PBKMV
F11 COPY Block copy 3 −31.............................................
P11 PCOPY
F12 ICRD Data read from EEPROM 3 −33................................
Data read from F−ROM 3 −35..................................
F12 ICRD Data read from IC card 3 −37..................................
P12 PICRD
P13 PICWT Data write to EEPROM 3 −39..................................
Data write to F−ROM 3 −41....................................
F13 ICWT Data write to IC card 3 −43....................................
P13 PICWT
F14 PGRD Program read from IC card 3 −45...............................
P14 PPGRD
F15 XCH 16-bit data exchange 3 −49....................................
P15 PXCH
F16 DXCH 32-bit data exchange 3 −51....................................
P16 PDXCH
F17 SWAP Higher/ lower byte in 16-bit data exchange 3 −53.................
P17 PSWAP
F18 BXCH 16−bit blocked data exchange 3 −55............................
P18 PBXCH
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
ix
Control instruction
F19 SJP Auxiliary jump 3 −57..........................................
LBL
Binary arithmetic instructions
F20 + 16-bit data addition 3 −59.....................................
P20 P+
F21 D+ 32-bit data addition 3 −61.....................................
P21 PD+
F22 + 16-bit data addition 3 −63.....................................
P22 P+
F23 D+ 32-bit data addition 3 −65.....................................
P23 PD+
F25 −16-bit data subtraction 3 −67...................................
P25 P−
F26 D−32-bit data subtraction 3 −69...................................
P26 PD−
F27 −16-bit data subtraction 3 −71...................................
P27 P−
F28 D−32-bit data subtraction 3 −73...................................
P28 PD−
F30 *16-bit data multiplication 3 −75.................................
P30 P*
F31 D*32-bit data multiplication 3 −77.................................
P31 PD*
F32 % 16-bit data division 3 −79......................................
P32 P%
F33 D% 32-bit data division 3 −81......................................
P33 PD%
F34 *W 16-bit data multiplication (result in 16 bits) 3 −83..................
P34 P*W
F35 +1 16-bit data increment 3 −85....................................
P35 P+1
F36 D+1 32-bit data increment 3 −87....................................
P36 PD+1
F37 −1 16-bit data decrement 3 −89...................................
P37 P−1
F38 D−1 32-bit data decrement 3 −91...................................
P38 PD−1
F39 D*D 32-bit data multiplication (result in 32 bits) 3 −93..................
P39 PD*D
BCD arithmetic instructions
F40 B+ 4-digit BCD data addition 3 −95................................
P40 PB+
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
x
F41 DB+ 8-digit BCD data addition 3 −97................................
P41 PDB+
F42 B+ 4-digit BCD data addition 3 −99................................
P42 PB+
F43 DB+ 8-digit BCD data addition 3 −101...............................
P43 PDB+
F45 B−4-digit BCD data subtraction 3 −103............................
P45 PB−
F46 DB−8-digit BCD data subtraction 3 −105............................
P46 PDB−
F47 B−4-digit BCD data subtraction 3 −107............................
P47 PB−
F48 DB−8-digit BCD data subtraction 3 −109............................
P48 PDB−
F50 B*4-digit BCD data multiplication 3 −111............................
P50 PB*
F51 DB*8-digit BCD data multiplication 3 −113............................
P51 PDB*
F52 B% 4-digit BCD data division 3 −115.................................
P52 PB%
F53 DB% 8-digit BCD data division 3 −117.................................
P53 PDB%
F55 B+1 4-digit BCD data increment 3 −119..............................
P55 PB+1
F56 DB+1 8-digit BCD data increment 3 −121.............................
P56 PDB+1
F57 B−1 4-digit BCD data decrement 3 −123.............................
P57 PB−1
F58 DB−1 8-digit BCD data decrement 3 −125.............................
P58 PDB−1
Data compare instructions
F60 CMP 16-bit data comparison 3 −127.................................
P60 PCMP
F61 DCMP 32-bit data comparison 3 −131.................................
P61 PDCMP
F62 WIN 16-bit data band comparison 3 −135............................
P62 PWIN
F63 DWIN 32-bit data band comparison 3 −137............................
P63 PDWIN
F64 BCMP Block data comparison 3 −139.................................
P64 PBCMP
Logic operation instructions
F65 WAN 16-bit data AND 3 −143.......................................
P65 PWAN
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xi
F66 WOR 16-bit data OR 3 −145........................................
P66 PWOR
F67 XOR 16-bit data exclusive OR 3 −147................................
P67 PXOR
F68 XNR 16-bit data exclusive NOR 3 −149..............................
P68 PXNR
F69 WUNI 16-bit data unite 3 −151.......................................
P69 PWUNI
Data conversion instructions
F70 BCC Block check code calculation 3 −153............................
P70 PBCC
F71 HEXA Hexadecimal data →ASCII code 3 −158........................
P71 PHEXA
F72 AHEX ASCII code →Hexadecimal data 3 −161........................
P72 PAHEX
F73 BCDA BCD data →ASCII code 3 −165................................
P73 PBCDA
F74 ABCD ASCII code →BCD data 3 −169................................
P74 PABCD
F75 BINA 16-bit binary data →ASCII code 3 −173.........................
P75 PBINA
F76 ABIN ASCII code →16-bit binary data 3 −177.........................
P76 PABIN
F77 DBIA 32-bit binary data →ASCII code 3 −180.........................
P77 PDBIA
F78 DABI ASCII code →32-bit binary data 3 −183.........................
P78 PDABI
F80 BCD 16-bit binary data →4-digit BCD data 3 −186....................
P80 PBCD
F81 BIN 4-digit BCD data →16-bit binary data 3 −188....................
P81 PBIN
F82 DBCD 32-bit binary data →8-digit BCD data 3 −190....................
P82 PDBCD
F83 DBIN 8-digit BCD data →32-bit binary data 3 −192....................
P83 PDBIN
F84 INV 16-bit data invert 3 −193.......................................
P84 PINV
F85 NEG 16-bit data complement of 2 3 −194.............................
P85 PNEG
F86 DNEG 32-bit data complement of 2 3 −196.............................
P86 PDNEG
F87 ABS 16-bit data absolute value 3 −198...............................
P87 PABS
F88 DABS 32-bit data absolute value 3 −199...............................
P88 PDABS
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xii
F89 EXT 16-bit data sign extension 3 −200...............................
P89 PEXT
F90 DECO Decode 3 −202..............................................
P90 PDECO
F91 SEGT 7-segment decode 3 −206.....................................
P91 PSEGT
F92 ENCO Encode 3 −208...............................................
P92 PENCO
F93 UNIT 16-bit data combine 3 −212....................................
P93 PUNIT
F94 DIST 16-bit data distribute 3 −214...................................
P94 PDIST
F95 ASC Character →ASCII code 3 −216...............................
P95 PASC
F96 SRC 16-bit data search 3 −220.....................................
P96 PSRC
F97 DSRC 32-bit data search 3 −222.....................................
P97 PDSRC
Data shift instructions
F98 CMPR Data table shift-out and compress 3 −224........................
P98 PCMPR
F99 CMPW Data table shift-in and compress 3 −227.........................
P99 PCMPW
F100 SHR Right shift of multiple bits (n bits) in a 16-bit data 3 −230...........
P100 PSHR
F101 SHL Left shift of multiple bits (n bits) in a 16-bit data 3 −232............
P101 PSHL
F102 DSHR Right shift of n bits in a 32-bit data 3 −234.......................
P102 PDSHR
F103 DSHL Left shift of n bits in a 32-bit data 3 −236.........................
P103 PDSHL
F105 BSR Right shift of one hexadecimal digit (4 bits) 3 −238................
P105 PBSR
F106 BSL Left shift of one hexadecimal digit (4 bits) 3 −240.................
P106 PBSL
F108 BITR Right shift of multiple bits of 16−bit data range 3 −242.............
P108 PBITR
F109 BITL Left shift of multiple bits of 16−bit data range 3 −244..............
P109 PBITL
F110 WSHR Right shift of one word (16 bits) of 16−bit data range 3 −246........
P110 PWSHR
F111 WSHL Left shift of one word (16 bits) of 16−bit data range 3 −248.........
P111 PWSHL
F112 WBSR Right shift of one hexadecimal digit (4-bit) of 16−bit data range 3 −250
P112 PWBSR
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xiii
F113 WBSL Left shift of one hexadecimal digit (4-bit) of 16−bit data range 3 −252
P113 PWBSL
FIFO instructions
F115 FIFT FIFO buffer definition 3 −254...................................
P115 PFIFT
F116 FIFR Data read from FIFO buffer 3 −256.............................
P116 PFIFR
F117 FIFW Data write to FIFO buffer 3 −260...............................
P117 PFIFW
Basic function instructions
F118 UDC UP/DOWN counter 3 −267.....................................
F119 LRSR Left/right shift register 3 −270..................................
Data rotate instructions
F120 ROR 16-bit data right rotation 3 −274................................
P120 PROR
F121 ROL 16-bit data left rotation 3 −276..................................
P121 PROL
F122 RCR 16-bit data right rotation with carry flag data 3 −278...............
P122 PRCR
F123 RCL 16-bit data left rotation with carry flag data 3 −280................
P123 PRCL
F125 DROR 32-bit data right rotation 3 −282................................
P125 PDROR
F126 DROL 32-bit data left rotation 3 −284..................................
P126 PDROL
F127 DRCR 32-bit data right rotation with carry flag data 3 −286...............
P127 PDRCR
F128 DRCL 32-bit data left rotation with carry flag data 3 −288................
P128 PDRCL
Bit manipulation instructions
F130 BTS 16-bit data bit set 3 −290......................................
P130 PBTS
F131 BTR 16-bit data bit reset 3 −292....................................
P131 PBTR
F132 BTI 16-bit data bit invert 3 −294....................................
P132 PBTI
F133 BTT 16-bit data bit test 3 −296......................................
P133 PBTT
F135 BCU Number of on (1) bits in 16-bit data 3 −298.......................
P135 PBCU
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xiv
F136 DBCU Number of on (1) bits in 32-bit data 3 −300.......................
P136 PDBCU
Basic function instruction
F137 STMR Auxiliary timer (16−bit) 3 −302..................................
Special instructions
F138 HMSS Hours, minutes, and seconds data to seconds data 3 −305.........
P138 PHMSS
F139 SHMS Seconds data to hours, minutes, and seconds data 3 −307.........
P139 PSHMS
F140 STC Carry flag (R9009) set 3 −310..................................
P140 PSTC
F141 CLC Carry flag (R9009) reset 3 −311.................................
P141 PCLC
F142 WDT Watching dog timer update 3 −312..............................
P142 PWDT
F143 IORF Partial I/O update for FP0/FP0R/FP−e/FPΣ/FP−X3−314.........
F143 IORF Partial I/O update 3 −316......................................
P143 PIORF
F144 TRNS Serial data communication
for FP0/FP−e3−318........................................
for FP2/FP2SH/FP10SH 3 −325..............................
F145 SEND Data send (For MEWTOCOL master mode) 3 −335...............
P145 PSEND Data send (For MODBUS master/MODBUS masterⅡmode) 3 −339
Data send (MEWNET link) 3 −350..............................
F146 RECV Data receive (For MEWTOCOL master mode) 3 −360.............
P146 PRECV Data receive (For MODBUS master/MODBUS masterⅡmode) 3−364
Data receive (MEWNET link) 3 −376............................
F147 PR Printout 3 −386..............................................
F148 ERR Self-diagnostic error set 3 −390................................
P148 PERR
F149 MSG Message display 3 −392......................................
P149 PMSG
F150 READ Data read from intelligent unit 3 −395...........................
P150 PREAD
F151 WRT Data write into intelligent unit 3 −398............................
P151 PWRT
F152 RMRD Data read from MEWNET-F slave station 3 −401.................
P152 PRMRD
F153 RMWT Data write into MEWNET-F slave station 3 −405..................
P153 PRMWT
F155 SMPL Sampling start 3 −409.........................................
P155 PSMPL
F156 STRG Sampling stop 3 −411..........................................
P156 PSTRG
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xv
F157 CADD Time addition 3 −413.........................................
P157 PCADD
F158 CSUB Time substruction 3 −416......................................
P158 PCSUB
F159 MTRN Serial data communication
P159 PMTRN for FPΣ/FP−X/FP0R 3 −420....................................
for FP2/FP2SH 3 −428........................................
F161 MRCV Serial data reception 3 −432...................................
P161 PMRCV
BIN arithmetic instructions
F160 DSQR 32-bit data square root 3 −435.................................
P160 PDSQR
Special instructions (High−speed counter instructions)
F0 MV High−speed counter control for FP0/FP0R/FPΣ/FP−X3−437......
Pulse output control for FP0/FP0R/FP−e/FPΣ/FP−X3−443.......
F1 DMV Writing and reading the high−speed counter and pulse output
elapsed value for FP0/FP0R/FP−e/FPΣ/FP−X3−449.............
F165 CAM0 Cam control 3 −454...........................................
F166 HC1S Target value match on (with channel specification) ****........
F166 HC1S Target value match on (High−speed counter control) 3 −464........
F166 HC1S Target value match on (Pulse output control) 3 −467..............
F167 HC1R Target value match off (with channel specification) ****........
F167 HC1R Target value match off (High−speed counter control) 3 −473........
F167 HC1R Target value match off (Pulse output control) 3 −476..............
F168 SPD1 Positioning control (trapezoidal control) 3 −479...................
Positioning control (home position return) 3 −483.................
F169 PLS Pulse output (with channel specification)(JOG operation) 3 −488....
F170 PWM PWM output (with channel specification) 3 −491..................
F171 SPDH Pulse output (with channel specification)
(trapezoidal control) 3 −493...................................
(home position return) 3 −498.................................
F171 SPDH Pulse output (trapezoidal control) 3 −504........................
Pulse output (JOG positioning type 0) 3 −511.....................
Pulse output (JOG positioning type 1) 3 −516....................
F172 PLSH Pulse output (with channel specification)(JOG operation) 3 −521....
F172 PLSH Double word compare: Start equal Pulse output
(JOG operation type 0 and 1) 3 −525..........................
F173 PWMH PWM output (with channel specification) ****.................
F174 SP0H Pulse output (with channel specification)
(Selectable data table control operation) 3 −533.................
F174 SP0H Pulse output (Arbiterary data table control operation) 3 −538.......
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xvi
F175 SPSH Pulse output (Linear interpolation) 3 −542.......................
F175 SPSH Pulse output (Linear interpolation) 3 −548.......................
F176 SPCH Pulse output (Circular interpolation) 3 −553......................
Screen display instructions
F177 HOME Pulse output (Home return) 3 −557.............................
F178 PLSM Input pulse measurement 3 −561...............................
F180 SCR FP−e screen display registration 3 −565.........................
F181 DSP FP−e screen display switching 3 −568...........................
F182 FILTR Time constant processing 3 −569...............................
Basic function instruction
F183 DSTM Auxiliary timer (32-bit) 3 −571..................................
Data transfer instructions
F190 MV3 Three 16-bit data move 3 −575.................................
P190 PMV3
F191 DMV3 Three 32-bit data move 3 −577................................
P191 PDMV3
Logic operation instructions
F215 DAND 32-bit data AND 3 −579.......................................
P215 PDAND
F216 DOR 32-bit data OR 3 −581........................................
P216 PDOR
F217 DXOR 32-bit data XOR 3 −583.......................................
P217 PDXOR
F218 DXNR 32-bit data XNR 3 −585.......................................
P218 PDXNR
F219 DUNI 32-bit data unites 3 −587......................................
P219 PDUNI
F230 TMSEC Time data Second conversion 3 −589........................
P230 PTMSEC
F231 SECTM Second Time data conversion 3 −591........................
P231 PSECTM
Data conversion instructions
F235 GRY 16−bit data →Gray code 3 −593...............................
P235 PGRY
F236 DGRY 32−bit data →Gray code 3 −594...............................
P236 PDGRY
F237 GBIN 16−bit Gray code →16−bit binary data 3 −595...................
P237 PGBIN
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xvii
F238 DGBIN 32−bit Gray code →32−bit binary data 3 −596....................
P238 PDGBIN
F240 COLM Bit line to bit column conversion 3 −599.........................
P240 PCOLM
F241 LINE Bit column to bit line conversion 3 −601.........................
P241 PLINE
F250 BTOA Binary →ASCII conversion 3 −603.............................
F251 ATOB ASCII →Binary conversion 3 −608.............................
F252 ACHK ASCII data check 3 −613......................................
Character string instructions
F257 SCMP Comparing character strings 3 −617............................
P257 PSCMP
F258 SADD Character string coupling 3 −619...............................
P258 PSADD
F259 LEN Number of characters in a character string 3 −621................
P259 PLEN
F260 SSRC Search for character string 3 −623..............................
P260 PSSRC
F261 RIGHT Retrieving data from character strings (right side) 3 −625..........
P261 PRIGHT
F262 LEFT Retrieving data from character strings (left side) 3 −627...........
P262 PLEFT
F263 MIDR Retrieving a character string from a character string 3 −629........
P263 PMIDR
F264 MIDW Writing a character string to a character string 3 −631.............
P264 PMIDW
F265 SREP Replacing character strings 3 −633.............................
P265 PSREP
Integer type data processing instructions
F270 MAX Maximum value search in 16-bit data table 3 −635................
P270 PMAX
F271 DMAX Maximum value search in 32-bit data table 3 −637................
P271 PDMAX
F272 MIN Minimum value search in 16-bit data table 3 −639.................
P272 PMIN
F273 DMIN Minimum value search in 32-bit data table 3 −641.................
P273 PDMIN
F275 MEAN Total and mean numbers calculation in 16-bit data table 3 −643.....
P275 PMEAN
F276 DMEAN Total and mean numbers calculation in 32-bit data table 3 −645.....
P276 PDMEAN
F277 SORT Sort data in 16-bit data table 3 −647............................
P277 PSORT
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]

Table of Contents
xviii
F278 DSORT Sort data in 32-bit data table 3 −649............................
P278 PDSORT
F282 SCAL Scaling of 16-bit data 3 −651...................................
P282 PSCAL
F283 DSCAL Scaling of 32-bit data 3 −653...................................
P283 PDSCAL
F284 RAMP Inclination output of 16−bit data 3 −655..........................
Integer type non-linear function instructions
F285 LIMT 16-bit data upper and lower limit control 3 −657...................
P285 PLIMT
F286 DLIMT 32-bit data upper and lower limit control 3 −659...................
P286 PDLIMT
F287 BAND 16-bit data deadband control 3 −661............................
P287 PBAND
F288 DBAND 32-bit data deadband control 3 −663............................
P288 PDBAND
F289 ZONE 16-bit data zone control 3 −665.................................
P289 PZONE
F290 DZONE 32-bit data zone control 3 −667.................................
P290 PDZONE
BCD type real number operation instructions
F300 BSIN BCD type Sine operation 3 −669...............................
P300 PBSIN
F301 BCOS BCD type Cosine operation 3 −671.............................
P301 PBCOS
F302 BTAN BCD type Tangent operation 3 −673............................
P302 PBTAN
F303 BASIN BCD type Arcsine operation 3 −675.............................
P303 PBASIN
F304 BACOS BCD type Arccosine operation 3 −677...........................
P304 PBACOS
F305 BATAN BCD type Arctangent operation 3 −679..........................
P305 PBATAN
Floating point type real number operation instructions (for FP2/FP2SH/FP10SH)
F309 FMV Floating point data move 3 −681................................
P309 PFMV
F310 F+ Floating point data addition 3 −683.............................
P310 PF+
F311 F−Floating point data subtraction 3 −685...........................
P311 PF−
F312 F* Floating point data multiplication 3 −687.........................
P312 PF*
Phone: [phone] - Fax: [phone] - Web: www.clrwtr.com - Email: [email protected]