Texas Instruments BQ25123 User manual

BQ25123 700-nA Low Iq Highly Integrated Battery Charge Management Solution for
Wearables
1 Features
• Increases system operation time between charges
– Configurable 300-mA buck regulator
– 700-nA (typical) Iq with buck converter enabled
(no load)
– Configurable load switch or 100-mA LDO
output
– Up to 300-mA charge current for fast charging
– 0.5% accurate battery voltage regulation
(configurable from 3.6 V to 4.65 V in 10-mV
steps)
– Configurable termination current down to
500 µA
– Simple voltage based battery monitor
• Highly integrated solution with small footprint
– 2.5 mm x 2.5 mm WCSP package and 6
external components for minimal solution
– Push-button wake-up and reset with adjustable
timers
– Power path management for powering the
system and charging the battery
– Power path management enables <50-nA Ship
Mode battery quiescent current for longest shelf
life
– Battery charger operates from 3.4 V – 5.5 VIN
(5.5-V OVP / 20-V tolerant)
– Dedicated pins for input current limit, charge
current, termination current, and status output
• I2C communication control
– Charge voltage and current
– Termination threshold
– Input current limit
– VINDPM threshold
– Timer options
– Load switch control
– Controls for interrupts for faults and status
– System output voltage adjustment
– LDO output voltage adjustment
2 Applications
• Smart watches and other wearable devices
• Fitness accessories
• Health monitoring medical accessories
• Rechargeable toys
3 Description
The BQ25123 is a highly integrated battery charge
management IC that integrates the most common
functions for wearable devices: Linear charger,
regulated output, load switch, manual reset with timer,
and battery voltage monitor. The integrated buck
converter is a high efficiency, low IQ switcher using
DCS control that extends light load efficiency down to
10-µA load currents. The low quiescent current during
operation and shutdown enables maximum battery
life. The device supports charge currents from 5 mA
to 300 mA. The input current limit, charge current,
buck converter output voltage, LDO output voltage,
and other parameters are programmable through the
I2C interface.
Device Information(1)
PART NUMBER PACKAGE BODY SIZE (NOM)
BQ25123 DSBGA (25) 2.50 mm x 2.50 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
BQ25123
GND
HOST
SDA
SCL
INT
SW
BAT
MCU /
SYSTEM
-+
NTC
TS
LS / LDO <100mA
Load
IN
SYS
LSCTRL
VINLS
Unregulated
Load
PMID
IPRETERM
ISET
ILIM
IN
PG
CD
RESET
MR
Simplified Schematic
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Description (continued).................................................. 3
6 Device Comparison Table...............................................3
7 Pin Configuration and Functions...................................4
8 Specifications.................................................................. 6
8.1 Absolute Maximum Ratings........................................ 6
8.2 ESD Ratings............................................................... 6
8.3 Recommended Operating Conditions.........................6
8.4 Thermal Information....................................................7
8.5 Electrical Characteristics.............................................7
8.6 Timing Requirements................................................ 11
8.7 Typical Characteristics.............................................. 14
9 Detailed Description......................................................16
9.1 Overview................................................................... 16
9.2 Functional Block Diagram......................................... 16
9.3 Feature Description...................................................17
9.4 Device Functional Modes..........................................29
9.5 Programming............................................................ 31
9.6 Register Maps...........................................................34
10 Application and Implementation................................ 47
10.1 Application Information........................................... 47
10.2 Typical Application.................................................. 47
11 Layout........................................................................... 63
11.1 Layout Guidelines................................................... 63
11.2 Layout Example...................................................... 63
12 Device and Documentation Support..........................64
12.1 Device Support....................................................... 64
12.2 Receiving Notification of Documentation Updates..64
12.3 Support Resources................................................. 64
12.4 Trademarks.............................................................64
12.5 Electrostatic Discharge Caution..............................64
12.6 Glossary..................................................................64
13 Mechanical, Packaging, and Orderable
Information.................................................................... 64
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision * (January 2018) to Revision A (May 2021) Page
• Updated the numbering format for tables, figures, and cross-references throughout the document..................1
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021 www.ti.com
2Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: BQ25123

5 Description (continued)
The battery is charged using a standard Li-Ion charge profile with three phases: precharge, constant current and
constant voltage. A voltage-based JEITA compatible battery pack thermistor monitoring input (TS) is included
that monitors battery temperature and automatically changes charge parameters to prevent the battery from
charging outside of its safe temperature range. The charger is optimized for 5-V USB input, with 20-V tolerance
to withstand line transients. The buck converter is run from the input or battery. When in battery only mode, the
device can run from a battery up to 4.65 V.
A configurable load switch allows system optimization by disconnecting infrequently used devices. The manual
reset with timer allows mutliple different configuration options for wake are reset optimization. A simple voltage
based monitor provides battery level information to the host in 2% increments from 60% to 100% of the
programmed V(BATREG).
6 Device Comparison Table
PART NUMBER VINDPM DEFAULT SYS
OUTPUT
DEFAULT LDO
OUTPUT DEFAULT VBERG DEFAULT CHARGE CURRENT
DEFAULT
TERMINATION
CURRENT
BQ25123 Enabled 1.25 V 3 V 4.2 V 10 mA 2 mA
www.ti.com
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3
Product Folder Links: BQ25123

7 Pin Configuration and Functions
1 2 3 4 5
A
B
C
D
E
Not to scale
GND IN PMID SW PGND
BAT BAT PMID VINLS SYS
ISET ILIM TS VINLS LS/LDO
IPRETERM INT RESET PG GND
MR CD LSCTRL SDA SCL
Figure 7-1. YFP Package 25-Pin (DSBGA) Top View
Table 7-1. Pin Functions
PIN I/O DESCRIPTION
NAME NO.
BAT B1, B2 I/O Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with
at least 1 µF of ceramic capacitance.
CD E2 I
Chip Disable. Drive CD low to place the part in High-Z mode with battery only present, or
enable charging when VIN is valid. Drive CD high for Active Battery mode when battery only
is present, and disable charge when VIN is present. CD is pulled low internally with 900 kΩ.
GND A1, D5 - Ground connection. Connect to the ground plane of the circuit.
ILIM C2 I
Adjustable Input Current Limit Programming. Connect a resistor from ILIM to GND to
program the input current limit. The input current includes the system load and the battery
charge current. Connect ILIM to GND to set the input current limit to the internal default
threshold. ILIM can also be updated through I2C.
IN A2 I DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with
at least 1 µF of capacitance using a ceramic capacitor.
INT D2 O
Status Output. INT is an open-drain output that signals charging status and fault interrupts.
INT pulls low during charging. INT is high impedance when charging is complete, disabled,
or the charger is in high impedance mode. When a fault occurs, a 128µs pulse is sent out as
an interrupt for the host. INT charge indicator function is enabled/disabled using the EN_INT
bit in the control register. Connect INT to a logic rail using an LED for visual indication of
charge status or through a 100kΩ resistor to communicate with the host processor.
IPRETERM D1 I
Termination current programming input. Connect a 0-Ω to 10-kΩ resistor from IPRETERM to
GND to program the termination current between 5% and 20% of the charge current. The
pre-charge current is the same as the termination current setting. Connect IPRETERM to
GND to set the termination current to the internal default threshold. IPRETERM can also be
updated through I2C.
ISET C1 I
Fast-Charge Current Programming Input. Connect a resistor from ISET to GND to program
the fast-charge current level. Connect a resistor from ISET to GND to set the charge current
to the internal default. ISET can also be updated through I2C. While charging, the voltage
at ISET reflects the actual charging current and can be used to monitor charge current if an
ISET resistor is present and the device is not in host mode.
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021 www.ti.com
4Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: BQ25123

Table 7-1. Pin Functions (continued)
PIN I/O DESCRIPTION
NAME NO.
LS/LDO C5 O
Load Switch or LDO output. Connect 1 µF of effective ceramic capacitance to this pin to
assure stability. Be sure to account for capacitance bias voltage derating when selecting the
capacitor.
LSCTRL E3 I Load Switch and LDO Control Input. Pull high to enable the LS/LDO output, pull low to
disable the LS/LDO output.
MR E1 I
Manual Reset Input. MR is a push-button input that must be held low for greater than tRESET
to assert the reset output. If MR is pressed for a shorter period, there are two programmable
timer events, tWAKE1 and tWAKE2, that trigger an interrupt to the host. The MR input can also
be used to bring the device out of Ship mode.
PG D4 O
Open-drain Power Good status indication output. PG pulls to GND when VIN is above
V(BAT) + VSLP and less that VOVP. PG is high-impedance when the input power is not within
specified limits. Connect PG to the desired logic voltage rail using a 1kΩ to 100kΩ resistor,
or use with an LED for visual indication. PG can also be configured as a push-button voltage
shifted output (MRS) in the registers, where the output of the PG pin reflects the status of
the MR input, but pulled up to the desired logic voltage rail using a 1kΩ to 100kΩ resistor.
PGND A5 - Power ground connection. Connect to the ground plane of the circuit. Connect the output
filter cap from the buck converter to this ground as shown in the layout example.
PMID A3, B3 I/O
High Side Bypass Connection. Connect at least 3µF of ceramic capacitance with DC bias
derating from PMID to GND as close to the PMID and GND pins as possible. When entering
Ship Mode, PMID is discharged by a 20-kΩ internal discharge resistor.
RESET D3 O
Reset Output. RESET is an open drain active low output that goes low when MR is held
low for longer than tRESET, which is configurable by the MRRESET registers. RESET is
deasserted after the tRESET_D, typically 400ms.
SCL E5 I I2C Interface Clock. Connect SCL to the logic rail through a 10-kΩ resistor.
SDA E4 I/O I2C Interface Data. Connect SDA to the logic rail through a 10-kΩ resistor.
SW A4 O Inductor Connection. Connect to the switched side of the external inductor.
SYS B5 I System Voltage Sense Connection. Connect SYS to the system output at the output bulk
capacitors. Bypass SYS locally with at least 4.7 µF of effective ceramic capacitance.
TS C3 I
Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider from VIN to
GND. The NTC is connected from TS to GND. The TS function provides four thresholds for
JEITA compatibility. TS faults are reported by the I2C interface during charge mode.
VINLS B4, C4 I Input to the Load Switch / LDO output. Connect 1 µF of effective ceramic capacitance from
this pin to GND.
www.ti.com
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5
Product Folder Links: BQ25123

8 Specifications
8.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN MAX UNIT
Input voltage
IN wrt GND –0.3 20 V
PMID, VINLS wrt GND –0.3 7.7 V
CD, SDA, SCL, ILIM, ISET, IPRETERM, LSCTRL,
INT, RESET, TS wrt GND –0.3 5.5 V
Output voltage SYS 3.6 V
Input current IN 400 mA
Sink current INT 10 mA
Sink/Source current RESET 10 mA
Output voltage continuos SW –0.7 7.7 V
Output current continuous SW 400 mA
SYS, BAT 300 mA
Current LS/LDO 150 mA
BAT operating voltage VBAT, MR 6.6 V
Junction temperature, TJ–40 125 °C
Storage temperature, Tstg 300 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
8.2 ESD Ratings
VALUE UNIT
V(ESD) Electrostatic discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000
V
Charged device model (CDM), per JEDEC specification JESD22-
C101(2) ±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
8.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN NOM MAX UNIT
VIN
IN voltage 3.4 5 20 V
IN operating voltage range, recommended 3.4 5 5.5
V(BAT) V(BAT) operating voltage 5.5(1) V
V(VINLS) VINLS voltage range for Load Switch 0.8 5.5(2) V
V(VINLS) VINLS voltage range for LDO 2.2 5.5 V
IIN Input Current, IN input 400 mA
I(SW) Output Current from SW, DC 300 mA
I(PMID) Output Current from PMID, DC 300 mA
ILS/LDO Output Current from LS/LDO 100 mA
I(BAT), I(SYS) Charging and discharging using internal battery FET 300 mA
TJOperating junction temperature –40 125 °C
(1) Any voltage greater than shown should be a transient event.
(2) These inputs will support 6.6 V for less than 10% of the lifetime at V(BAT) or VIN, with reduced current and/or performance.
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021 www.ti.com
6Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: BQ25123

8.4 Thermal Information
THERMAL METRIC(1)
BQ25123
UNITYFP (DSBGA)
25 PINS
RθJA Junction-to-ambient thermal resistance 60 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 0.3 °C/W
RθJB Junction-to-board thermal resistance 12 °C/W
ψJT Junction-to-top characterization parameter 1.2 °C/W
ψJB Junction-to-board characterization parameter 12 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
8.5 Electrical Characteristics
Circuit of Figure 8-1, V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP), TJ = –40 to +85°C and TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT CURRENTS
IIN Supply current for control
V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP) PWM Switching,
–40°C < TJ < 85°C 1 mA
V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP) PWM NOT
Switching 3 mA
0°C < TJ < 85°C, VIN = 5 V, Charge Disabled 1.5 mA
I(BAT_HIZ)
Battery discharge current
in High Impedance Mode
0°C < TJ < 60°C, VIN = 0 V, High-Z Mode, PWM Not Switching,
V(BUVLO) < V(BAT) < 4.65V 0.7 1.2 µA
0°C < TJ < 60°C, VIN = 0 V, High-Z Mode, PWM Not Switching,
V(BUVLO) < V(BAT) < 6.6 V 0.9 1.5 µA
0°C < TJ < 60°C, VIN = 0 V or floating, High-Z Mode, PWM
Switching, No Load 0.75 3.5 µA
0°C < TJ < 85°C, VIN = 0 V, High-Z Mode, PWM Switching,
LSLDO enabled 1.35 4.25 µA
I(BAT_ACTIVE)
Battery discharge current
in Active Battery Mode
0°C < TJ < 85°C, VIN = 0 V, Active Battery Mode, PWM
Switching, LSLDO enabled, I2C Enabled, V(BUVLO) < V(BAT) <
4.65 V
6.8 12 µA
0°C < TJ < 85°C, 0 < VIN < VIN(UVLO), Active Battery Mode, PWM
Switching, LSLDO disabled, I2C Enabled, /CD = Low, V(BUVLO) <
V(BAT) < 4.65 V
6.2 11 µA
I(BAT_SHIP)
Battery discharge current
in Ship Mode 0°C < TJ < 85°C, VIN = 0 V, Ship Mode 2 150 nA
POWER-PATH MANAGEMENT and INPUT CURRENT LIMIT
VDO(IN-PMID) VIN – V(PMID) VIN = 5 V, IIN = 300 mA 125 170 mV
VDO(BAT-
PMID)
V(BAT) – V(PMID) VIN = 0 V, V(BAT) > 3 V, Iff = 400 mA 120 160 mV
V(BSUP1)
Enter supplement mode
threshold V(BAT) > V(BUVLO)
V(PMID) <
V(BAT) – 25
mV
V
V(BSUP2)
Exit supplement mode
threshold V(BAT) > V(BUVLO)
V(PMID) <
V(BAT) –
5mV
V
I(BAT_OCP)
Current limit, Discharge
Mode V(BAT) > V(BUVLO) 0.85 1.15 1.35 A
I(ILIM)
Input current limit Programmable Range, 50-mA steps 50 400 mA
Maximum Input current
using ILIM
K(ILIM) /
R(ILIM)
IILIM accuracy IILIM
accuracy
50 mA to 100 mA –12% 12%
100 mA to 400 mA –5% 5%
www.ti.com
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7
Product Folder Links: BQ25123

8.5 Electrical Characteristics (continued)
Circuit of Figure 8-1, V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP), TJ = –40 to +85°C and TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
K(ILIM)
Maximum input current
factor
I(ILIM) = 50 mA to 100 mA 175 200 225 AΩ
I(ILIM) = 100 mA to 400 mA 190 200 210 AΩ
VIN(DPM)
Input voltage threshold
when input current is
reduced
Programmable Range using VIN(DPM) Registers. Can be disabled
using VIN(DPM_ON)
4.2 4.9 V
VIN_DPM threshold
accuracy –3% 3%
BATTERY CHARGER
VD(PPM)
PMID voltage threshold
when charge current is
reduced
Above V(BATREG) 0.2 V
RON(BAT-
PMID)
Internal battery charger
MOSFET on-resistance Measured from BAT to PMID, V(BAT) = 4.35 V, High-Z mode 300 400 mΩ
V(BATREG)
Charge voltage Operating in voltage regulation, Programmable Range, 10mV
steps 3.6 4.65 V
Voltage regulation
accuracy
TJ = 25°C –0.5% 0.5%
TJ = 0°C to 85°C –0.5% 0.5%
I(CHARGE)
Fast charge current
range V(BATUVLO) < V(BAT) < V(BATREG) 5 300 mA
Fast charge current
using ISET
K(ISET) /
R(ISET)
A
Fast charge current
accuracy –5% 5%
K(ISET)
Fast charge current
factor 5 mA > I(CHARGE) > 300 mA 190 200 210 AΩ
I(TERM)
Termination charge
current Termination current programmable range over I2C 0.5 37 mA
Termination current
using IPRETERM
I(CHARGE) < 300 mA, R(ITERM) = 15 kΩ 5 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 4.99 kΩ 10 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 1.65 kΩ 15 % of ISET
I(CHARGE) < 300 mA, R(ITERM) = 549 Ω 20 % of ISET
Accuracy I(TERM) > 4 mA –10% 10%
tDGL(TERM) TERM deglitch time Both rising and falling, 2-mV over-drive, tRISE, tFALL = 100 ns 64 ms
I(PRE_CHARG
E)
Pre-charge current Pre-charge current programmable range over I2C 0.5 37 mA
Pre-charge current using
IPRETERM
I(TERM) A
Accuracy –10% 10%
V(RCH)
Recharge threshold
voltage Below V(BATREG) 100 120 140 mV
tDGL(RCHG)
Recharge threshold
deglitch time tFALL = 100 ns typ, V(RCH) falling 32 ms
SYS OUTPUT
RDS(ON_HS) PMID = 3.6 V, I(SYS) = 150 mA 675 850 mΩ
RDS(ON_LS) PMID = 3.6 V, I(SYS) = 150 mA 300 475 mΩ
RDS(CH_SYS)
MOSFET on-resistance
for SYS discharge VIN = 3.6 V, IOUT = –10 mA into VOUT pin 22 40 Ω
I(LIMF)
SW current limit HS 2.2 V < V(PMID) < 5.5 V 450 600 675 mA
SW current limit LS 2.2 V < V(PMID) < 5.5 V 450 700 850 mA
I(LIM_SS)
PMOS switch current
limit during soft start Current limit is reduced during soft start 80 130 200 mA
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021 www.ti.com
8Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: BQ25123

8.5 Electrical Characteristics (continued)
Circuit of Figure 8-1, V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP), TJ = –40 to +85°C and TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VSYS
SYS output voltage
range Programmable range, 100-mV Steps 1.1 3.3 V
Output voltage accuracy VIN = 5 V, PFM mode, IOUT = 10 mA, V(SYS) = 1.8 V –2.5% 0 2.5%
DC output voltage load
regulation in PWM mode VOUT = 2 V, over load range 0.01 %/mA
DC output voltage line
regulation in PWM mode VOUT = 2 V, IOUT = 100 mA, over VIN range 0.01 %/V
LS/LDO OUTPUT
VIN(LS)
Input voltage range for
LS/LDO Load Switch Mode 0.8 6.6 V
Input voltage range for
LS/LDO LDO Mode 2.2 6.6 V
VOUT DC output accuracy TJ = 25°C –2% ±1% 2%
Over VIN, IOUT, temperature –3% ±2% 3%
VLDO Output range for LS/LDO Programmable Range, 0.1-V steps 0.8 3.3 V
ΔVOUT / Δ
VIN
DC line regulation VOUT(NOM) + 0.5 V < VIN < 6.6 V, IOUT = 5 mA –1% 1%
DC load regulation 0 mA < IOUT < 100 mA –1% 1%
Load transient 2 µA to 100 mA, VOUT = 1. 8 V –120 60 mV
RDS(ON_LDO) FET Rdson V(VINLS) = 3.6 V 460 600 mΩ
R(DSCH_LSL
DO)
MOSFET on-resistance
for LS/LDO discharge 1.7 V < V(VINLS) < 6.6 V, ILOAD = –10 mA 20 Ω
I(OCL_LDO)
Output current Limit –
LDO VLS/LDO = 0 V 275 365 475 mA
I(LS/LDO) Output current
V(VINLS) = 3.6 V, VLSLDO = 3.3 V 100 mA
V(VINLS) = 3.3 V, VLSLDO = 0.8 V 100 mA
V(VINLS) = 2.2 V, VLSLDO = 0.8 V 10 mA
IIN(LDO)
Quiescent current for
VINLS in LDO mode 0.9 µA
OFF-state supply current 0.25 µA
VIH(LSCTRL)
High-level input voltage
for LSCTRL 1.15 V > V(VINLS) > 6.6 V 0.75 x V(SYS)
6.6 V
VIL(LSCTRL)
Low-level input voltage
for LSCTRL 1.15 V > V(VINLS) > 6.6 V 0.25 x V(SYS)
V
PUSHBUTTON TIMER ( MR)
VIL Low-level input voltage 0.3 V
RPU
Internal pull-up
resistance 120 kΩ
VBAT MONITOR
VBMON
Battery voltage monitor
accuracy V(BAT) Falling - Including 2% increment –3.5 3.5 %V(BATREG)
BATTERY-PACK NTC MONITOR
VHOT
High temperature
threshold VTS falling, 1% VIN Hysteresis 14.5 15 15.2 %VIN
VWARM
Warm temperature
threshold VTS falling, 1% VIN Hysteresis 20.1 20.5 20.8 %VIN
VCOOL
Cool temperature
threshold VTS rising, 1% VIN Hysteresis 35.4 36 36.4 %VIN
VCOLD
Low temperature
threshold VTS rising, 1% VIN Hysteresis 39.3 39.8 40.2 %VIN
TSOFF TS disable threshold VTS rising, 2% VIN Hysteresis 55 60 %VIN
PROTECTION
V(UVLO)
IC active threshold
voltage VIN rising 3.4 3.6 3.8 V
www.ti.com
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021
Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9
Product Folder Links: BQ25123

8.5 Electrical Characteristics (continued)
Circuit of Figure 8-1, V(UVLO) < VIN < V(OVP) and VIN > V(BAT) + V(SLP), TJ = –40 to +85°C and TJ = 25°C for typical values
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VUVLO(HYS) IC active hysteresis VIN falling from above VUVLO 150 mV
V(BUVLO)
Battery undervoltage
lockout threshold range
Programmable Range for V(BUVLO) VBAT falling, 150-mV
Hysteresis 2.2 3.0 V
Default battery
undervoltage lockout
accuracy
V(BAT) falling –2.5% 2.5%
V(BATSHORT)
Battery short circuit
threshold Battery voltage falling 2 V
V(BATSHORT_
HYS)
Hysteresis for
V(BATSHORT)
100 mV
I(BATSHORT)
Battery short circuit
charge current I(PRETERM) mA
V(SLP)
Sleep entry threshold,
VIN – V(BAT)
2 V < VBAT < V(BATREG), VIN falling 65 120 mV
V(SLP_HYS)
Sleep-mode exit
hysteresis VIN rising above V(SLP) 40 65 100 mV
VOVP
Maximum input supply
OVP threshold voltage VIN rising, 100-mV hysteresis 5.35 5.55 5.75 V
tDGL_OVP
Deglitch time, VIN OVP
falling VIN falling below VOVP, 1 V/us 32 ms
TSHTDWN Thermal trip VIN > VUVLO 114 °C
THYS Thermal hysteresis VIN > VUVLO 11 °C
tDGL_SHTDW
N
Deglitch time, thermal
shutdown TJ rising above TSHTDWN 4 µs
I2C INTERFACE
I2C bus specification
standard and fast mode
frequency support
100 400 kHz
VIL Input low threshold level VPULLUP = 1.1 V, SDA and SCL 0.275 V
VIH Input high threshold level VPULLUP = 1.1 V, SDA and SCL 0.825 V
VIH Input high threshold level VPULLUP = 3.3 V, SDA and SCL 2.475 V
VOL
Output low threshold
level IL = 5 mA, sink current, VPULLUP = 1.1 V 0.275 V
IBIAS
High-level leakage
current VPULLUP = 1.8 V, SDA and SCL 1 µA
INT, PG, and RESET OUTPUT (Open Drain)
VOL
Low level output
threshold Sinking current = 5 mA 0.25 x V(SYS)
V
IIN Bias current into pin Pin is high impedance, IOUT = 0 mA; TJ = –40°C to 60°C 12 nA
VIN(BAT_DELT
A)
Input voltage above
VBAT where PG sends
two 128 µs pulses each
minute to signal the
host of the input voltage
status
VUVLO < VIN < VOVP 0.825 1 1.15 V
INPUT PIN ( CD LSCTRL)
VIL(/
CD_LSCTRL)
Input low threshold V(PULLUP) = 3.3 V 0.825 V
VIH(/
CD_LSCTRL)
Input high threshold V(PULLUP) = 3.3 V 2.475 V
RPULLDOWN/
CD
Internal pull-down
resistance 900 kΩ
R(LSCTRL)
Internal pull-down
resistance 2 MΩ
BQ25123
SLUSCZ6A – JANUARY 2018 – REVISED MAY 2021 www.ti.com
10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: BQ25123