Texas Instruments TPS2388EVM-612 User manual

1
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
User's Guide
SLUUBQ7–August 2017
TPS2388EVM-612: PoE PSE Evaluation Module for
TPS2388
This user’s guide describes the TPS2388 evaluation module (TPS2388EVM-612 or EVM). The EVM
contains evaluation and reference circuitry for the TPS2388. The TPS2388 is a Power-over-Ethernet
(PoE) device for power sourcing equipment (PSE).
Contents
1 Description.................................................................................................................... 2
2 Quick Start.................................................................................................................... 2
3 General Use Features....................................................................................................... 6
4 TPS2388EVM-612 Host Setup............................................................................................. 8
5 EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots.............................................. 12
6 Bill of Materials ............................................................................................................. 21
List of Figures
1 Basic Setup Using USB2ANY ............................................................................................. 4
2 Advanced Setup Using LaunchPad™ .................................................................................... 5
3 Hit 'S' to Start................................................................................................................. 9
4 Program Started ............................................................................................................. 9
5 Terminal Response With Connected Ports............................................................................. 10
6 Semi-Auto Mode Reference Code Structure .......................................................................... 11
7 Virtual Auto Mode Reference Code Structure ......................................................................... 12
8 TPS2388EVM-612 (Motherboard) Schematic: Control................................................................ 13
9 TPS2388EVM-612 (Motherboard) Schematic: Power Ports.......................................................... 14
10 TPS2388EVM-016 (Daughterboard) Schematic ....................................................................... 15
11 TPS2388EVM-612 (Motherboard) Top Side Assembly ............................................................... 16
12 TPS2388EVM-612 (Motherboard) Top Side Routing.................................................................. 17
13 TPS2388EVM-612 (Motherboard) Layer 2 Routing ................................................................... 17
14 TPS2388EVM-612 (Motherboard) Layer 3 Routing ................................................................... 18
15 TPS2388EVM-612 (Motherboard) Bottom Side Routing.............................................................. 18
16 TPS2388EVM-016 (Daughterboard) Top Side Assembly ............................................................ 19
17 TPS2388EVM-016 (Daughterboard) Top Side Routing............................................................... 19
18 TPS2388EVM-016 (Daughterboard) Bottom Side Routing........................................................... 20
19 TPS2388EVM-016 (Daughterboard) Bottom Side Assembly......................................................... 20
List of Tables
1 TPS2388EVM-612 Voltage Rail Current Requirements ............................................................... 3
2 EVM Input/Output Connectors............................................................................................. 6
3 EVM LEDs.................................................................................................................... 6
4 EVM Test Points............................................................................................................. 7
5 EVM Jumpers ............................................................................................................... 7
6 TPS2388EVM-612 Bill of Materials ..................................................................................... 21
7 TPS2388EVM-016 Bill of Materials...................................................................................... 23

Description www.ti.com
2SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Trademarks
LaunchPad, Code Composer Studio are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
1 Description
The TPS2388EVM-612 features the octal channel, TPS2388, IEEE 802.3at PoE PSE controller. The EVM
consists of a motherboard (TPS2388EVM-612) and daughter board (TPS2388EVM-016) containing one
TPS2388 device. The TPS2388EVM-612 provides a multi-port base platform interface for TPS2388EVM-
016, MSP-EXP430G2 (LaunchPad™), and USB2ANY (USB Interface Adapter).
1.1 Features
• Eight IEEE802.3at, Type 2 (30 W) ports with 1000BASE-T (gigabit Ethernet data pass through)
• Two non-standard, high power ports with 1000BASE-T (gigabit Ethernet data pass through)
• 100% passed Sifos compliance test
• Single DC power supply input
• On board 3.3-V regulator
• On board I2C interface to both TPS2388PW devices from either USB2ANY or MSP-EXP430G2.
• Port ON status LEDs
• User test points
1.2 Applications
• Ethernet switches and routers
• Surveillance VDRs
• High power PoE
• PoE pass-through systems
2 Quick Start
2.1 Input Power
2.1.1 Input Power (Labeled VPWR)
DC input voltage is provided through J1 (screw jack). A dc power supply with sufficient current capacity
can power the EVM.
CAUTION
Reverse voltage protection is not provided; ensure that the correct polarity is
applied to J1.
This dc input is labeled VPWR in the schematics and is used for port VBUS as well as for the TPS2388
device. The VPWR connections to the PoE ports are not fused. Each two pair port is capable of furnishing
at least 30 W and each four pair port can furnish 60 W.
The minimum PSE port voltage is 44 VDC for type 1 and 50 V for type 2. The nominal dc voltage at
VPWR is 48 VDC for a type 1 and 54 VDC for a type 2. During evaluation, choose the appropriate dc
power supply for the type 1 or type 2 environment.

www.ti.com Quick Start
3
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
2.1.2 Local 3.3 V (Labeled 3.3V)
Local 3.3 V for local devices (labeled as 3.3V) is provided by the onboard LM5019 buck converter. The
LM5019 provides a basic power-on sequence and provides a well-controlled and consistent startup. In
addition to 48 V, the TPS2388 requires 3.3 V for the digital circuitry and this is routed up to TPS2388EVM-
016 over the connector interface.
2.1.3 External 3.3 V (Labeled 3.3V_USB)
The TPS2388EVM-612 provides galvanic isolation between PoE power side and host side using digital
isolators (ISO7241CD). The host side power is provided either from J2 (from USB2ANY) or J5 (from
LaunchPad). The current consumption is 6-mA typical, and 12-mA maximum.
CAUTION
Do not use USB2ANY and LaunchPad simultaneously.
Table 1. TPS2388EVM-612 Voltage Rail Current Requirements
Voltage Rail Typical (mA) Maximum (mA)
3.3V_USB 2.5 3
3.3V 25 30
VPWR (Miscellaneous) 35 57
VPWR (8x Type 1 Output Ports) 2992 3142
VPWR (8x Type 2 Output Ports) 5160 5418
VPWR Total (8x Type 1 Ports) 3027 3202
VPWR Total (8x Type 2 Ports) 5195 5478
2.2 PoE Port Interfaces
Configure the TPS2388 device with the host in order to get operational. Control the TPS2388 device
through the GUI or an external MCU. The host must configure the TPS2388 and send power on command
after a valid PD is connected to the port.
2.2.1 Standard 30 W, IEEE802.3 at Type 2 Ports
Four standard ports are provided at J19, J20, J8, and J7 for two-pair ports 1, 2, 3, and 4, respectively. The
power furnished is according to alternative A with MDI-X polarity.
2.2.2 Nonstandard 60-W Ports
Two non-standard, four-pair ports (J21 and J9) are provided. J21 is four pair port 1 and J9 is four pair port
2. The power furnished is according to alternative A with MDI-X polarity and alternative B on a single port
connector. A PD which can process power on all of the Ethernet conductors (refer to Dual TPS2378 PD
for 51-W High-Power Four-Pair PoE ) can power on and consume up to 60 W. A single PD can be
powered as well with proper operations (the Semi-Auto Mode reference code has the capability to power
on both single PD and dual PD). The Virtual Auto Mode reference code disables these high power ports
completely, since it is intended for use on IEEE802.3at compliant (2-pair) ports only.
2.3 I2C Interfaces
The EVM provides two I2C interfaces to the TPS2388.
2.3.1 USB2ANY
J2 provides an interface with the USB2ANY adapter when using a PC and GUI.

TPS23754EVM-420
Power
Supply
J7
J1
J21
J9
TPS2388EVM-016
(+)
(-)
J8
J20 J19
D1
J2
USB2ANY
TPS2388EVM-612
USB CABLE
PC
Positive Negative
Ribbon
Cable
Ethernet
Cable
Copyright © 2017, Texas Instruments Incorporated
Quick Start www.ti.com
4SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
2.3.2 MSP-EXP430G2
J3, J4, and J5 provide an interface with the MSP-EXP430G2 or LaunchPad when using a PC to develop
custom power management code.
2.4 Basic Test Setup Using USB2ANY for I2C Interface (Semi-Auto Mode Operation With
I2C Monitoring)
An I2C interface is provided through J2 to the TPS2388PW devices on the TPS2388EVM-016. The
USB2ANY adapter (not included) can be used with any TI GUI which uses USB2ANY to read and write
over an I2C bus.
Figure 1. Basic Setup Using USB2ANY

TPS23754EVM-420
Power
Supply
J7
J1
J21
J9
TPS2388EVM-016
(+)
(-)
J8
J20 J19
D1
J2
TPS2388EVM-612
USB CABLE
MSP-EXP430G2
PC
Positive Negative
Ethernet
Cable
Copyright © 2017, Texas Instruments Incorporated
www.ti.com Quick Start
5
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
2.5 Advanced Test Setup Using MSP-EX430G2 (LaunchPad™)
The LaunchPad (not included) running a custom software program can communicate with the TPS2388
device on the TPS2388EVM-016 . Figure 2 shows the advanced setup using LaunchPad.
Figure 2. Advanced Setup Using LaunchPad™

General Use Features www.ti.com
6SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
3 General Use Features
3.1 EVM Input/Output Connectors and Switches
Table 2 lists the EVM input and output connectors.
Table 2. EVM Input/Output Connectors
Connector or
Switch Label Description
J1 J1 DC power supply screw jack. (44–57 VDC, 5 A). Use a 48 VDC (nominal) for type 1 and 54
VDC (nominal) for type 2 PSE operation.
J2 J2 Ribbon cable connection to USB2ANY adapter
J3 J3 LaunchPad control (mates with LaunchPad J1)
J4 J4 LaunchPad I2C (mates with LaunchPad J2)
J5 J5 LaunchPad power (mates with LaunchPad J6)
J6 J6 TPS2388EVM-016 control (mates with TPS2388EVM-016 J3)
J17 J17 TPS2388EVM-016 port 5-8 (mates with TPS2388EVM-016 J2)
J18 J18 TPS2388EVM-016 port 1-4 (mates with TPS2388EVM-016 J1)
J22 J22 Two-pair port 1 data only
J19 2 Pair Port 1 Two-pair port 1 power and data
J23 J23 Two-pair port 2 data only
J20 2 Pair Port 2 Two-pair port 2 power and data
J11 J11 Two-pair port 3 data only
J8 2 Pair Port 3 Two-pair port 3 power and data
J10 J10 Two-pair port 4 data only
J7 2 Pair Port 4 Two-pair port 4 power and data
J24 J24 Four-pair port 1 data only
J21 4 Pair Port 1 Four-pair port 1 power and data
J12 J12 Four-pair port 2 data only
J9 4 Pair Port 2 Four-pair port 2 power and data
J29 J29 Chassis ground tie point
3.2 EVM LEDs
Table 3 lists the EVM LEDs and their descriptions.
Table 3. EVM LEDs
LED Color Label Description
D1 GREEN 48V 48-V ON indicator
D16 BLUE D16 Two-pair port 1 power is ON. For J19 supplier #1 (see the bill of materials (BOM)), J19 internal port LED
is active. For supplier #2, D16 is active.
D17 BLUE D17 Two-pair port 2 power is ON. For J20 supplier #1 (see the BOM), J20 internal port LED is active. For
supplier #2, D17 is active.
D13 BLUE D13 Two-pair port 3 power is ON. For J8 supplier #1 (see the BOM), J8 internal port LED is active. For
supplier #2, D13 is active.
D12 BLUE D12 Two-pair port 4 power is ON. For J7 supplier #1 (see the BOM), J7 internal port LED is active. For
supplier #2, D12 is active.
D18 BLUE D18 Four-pair port 1A power is ON. For J21 supplier #1 (see the BOM), J21 internal port LED is active. For
supplier #2, D18 is active.
D14 BLUE D14 Four-pair port 2A power is ON. For J9 supplier #1 (see the BOM), J9 internal port LED is active. For
supplier #2, D14 is active.

www.ti.com General Use Features
7
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
3.3 EVM Test Points
Table 4 lists and describes the EVM test points.
Table 4. EVM Test Points
TP Color Label Description
Motherboard: TPS2388EVM-612
TP1 RED VPWR Used for VPWR
TP2 RED 3.3V Used for TPS2388 VDD
TP3 SMT GND VPWR ground
TP4 WHT SDA I2C Data from LaunchPad and USB-TO-GPIO
TP5 WHT SCL I2C Clock from LaunchPad and USB-TO-GPIO
TP6 WHT PSE_SDAO I2C data out from TPS2388
TP7 WHT PSE_SCL I2C clock to TPS2388
TP8 WHT PSE_SDAI I2C data in to TPS2388
TP9 BLK GND1 Ground from LaunchPad and USB-TO-GPIO
TP11 SMT TP11 Chassis ground test point
TP14 SMT GND VPWR ground test point
TP15 SMT GND VPWR ground test point
TP16 SMT GND VPWR ground test point
Daughterboard: TPS2388EVM-016
TP2 RED 2P4D Two-pair port 4 DRAIN
TP3 WHT 2P4G Two-pair port 4 GATE
TP4 WHT 4P1AG Four-pair port 1A GATE
TP5 RED 4P1AD Four-pair port 1A DRAIN
TP6 RED 4P1BD Four-pair port 1B DRAIN
TP7 WHT 4P1BG Four-pair port 1B GATE
TP1 BLK GND VPWR ground
TP8 SMT GND VPWR ground
3.4 EVM Test Jumpers
The EVM is equipped with shunts on the jumper positions identified in Table 5, in the Default Pin Position
column. Shunts can be moved and removed, as required, during use.
(1) Remove the jumpers on the mother board when doing SIFOS or UNH DC MPS testing.
Table 5. EVM Jumpers(1)
Jumper Default Pin
Position Label Description
Motherboard: TPS2388EVM-612
J27 1-2 P1 Two-pair port 1 LED bias
J28 1-2 P2 Two-pair port 2 LED bias
J16 1-2 P3 Two-pair port 3 LED bias
J15 1-2 P4 Two-pair port 4 LED bias
J26 1-2 P5 Four-pair port 1A LED bias
J25 1-2 P6 Four-pair port 1B LED bias
J14 1-2 P7 Four-pair port 2A LED bias
J13 1-2 P8 Four-pair port 2B LED bias
Daughterboard: TPS2388EVM-016
J4 1-2;3-4;5-6;7-8 NA I2C A1-A4 address lines

TPS2388EVM-612 Host Setup www.ti.com
8SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
4 TPS2388EVM-612 Host Setup
4.1 MSP-EXP430G2 Setup
The TPS2388EVM-612 accepts the MSP-EXP430G2 evaluation module when the application requires
management of the TPS2388 devices with an external controller. Before inserting the MSP-EXP430G2
into the TPS2388EVM-612, make the following jumper changes and ensure that the target MSP430
(MSP430G2553) device is installed:
1. Remove the shunt on J5 in the P1.6 slot
2. Remove the shunts on J3 in the RXD and TXD slot. Re-install these in the vertical position as
described in MSP-EXP430G2 LaunchPad Development Kit
3. Install MSP-EXP430G2 onto TPS2388EVM-612 and ensure that the USB2ANY ribbon cable is not
installed into J2
4. Connect the PC to the LaunchPad as shown in Figure 2
5. The source code was developed for the MSP430 LaunchPad Development Kit (MSP-EXP430G2
http://www.ti.com/tool/msp-exp430g2) using the Code Composer Studio™ (CCS) version 7.1.0
(http://www.ti.com/tool/ccstudio-msp430) development environment. The target MSP430 can be
programmed within this environment. The reference code can be downloaded from the TPS2388
product folder on TI.com .
6. Once CCS is installed, use the basic set of instructions listed in Section 4.1.1 to import, build, and run
the project. CCS version 7.1.0 is used in the following examples. Note that a terminal program such as
HyperTerminal or Teraterm is required to view the output from the EVM when it is running.
4.1.1 Basic CCS and Terminal Setup
1. Launch the CCS program on the PC: Start →Texas Instruments →Code Composer Studio 7.1.0 →
Code Composer Studio 7.1.0
2. OK the workspace location and CCS starts
3. Import the project: File →Import Existing CCS Eclipse Project
4. Navigate to the project location, then click the Finish button
5. Set the active project: Project, Build Configurations, Set Active, Virtual-Auto, or Semi-Auto
6. Build the project by clicking the hammer symbol
7. Launch debug session from CCS to activate the current project: Run, Debug (or F11).
8. Run the active project: Run, Resume (or play button, F8)
9. Determine the PC COM port connected to the LaunchPad by going into the Device Manager Ports
(COM and LPT) section. Launch the terminal program.
10. Once the terminal program is properly connected to the LaunchPad running the POE firmware, then
text similar to Figure 3 appears (If it does not appear at first, try to close Tera Term and reopen).

www.ti.com TPS2388EVM-612 Host Setup
9
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 3. Hit 'S' to Start
11. Pressing the “S” key on the keyboard starts the program
Figure 4. Program Started
12. The TPS2388EVM-612 is now waiting for a PD load to be installed. As ports are installed, the
firmware automatically detects, classifies, and powers up the port as shown in Figure 5. Port status is
updated on the screen approximately every 10 seconds.

TPS2388EVM-612 Host Setup www.ti.com
10 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 5. Terminal Response With Connected Ports
13. In similar fashion, the builds for Virtual Auto Mode operation can be configured and launched. The
terminal welcome screen indicates which build is running on the LaunchPad.
4.2 MSP430 Reference Code
4.2.1 Overview
There is a MSP40 reference code offered under the TPS2388 product folder on TI.com for basic
applications. Customers can download the code for free and develop their own system software starting
from here.
The system software supports the following features:
• Fully compliant to IEEE802.3at PoE specification
• Virtual Auto-Mode operation
• Device detection and classification
• DC disconnect
• Faults reporting
4.2.2 Semi-Auto Mode Reference code
The reference code can support PSE systems with up to 48 ports. It keeps track of all system level
parameters as well as port level parameters for each TPS2388 device within the system.
The main actions are interrupts triggered. As long as the MSP430 receives an interrupt signal from
TPS2388 devices, it checks the interrupt status and proceeds with related actions.
The system software also keeps track of system and devices error conditions that occur, as well as any
events that affect the port states. The MSP430 communicates with the PC through UART, reporting
parameters and status of the port.

Initialize
MSP430
Set Power Off to all Ports.
Set Ports to SEMI_AUTO
Mode
Configure TPS2388
Interrupts, Remapping,
OSS, etc.
Enable DC
Disconnect
Start Every 10
seconds
Print Input Voltage, Temp,
Voltage and Current of all
Powered Ports
Detection
Event
Get
Detection
Status
Determine
Ports
Detection
Valid?
Print Status
Power Good
Event
Get Power
Status
Determine
Ports
Disconnection
Event
Get
Disconnect
Status
Determine
Ports
Print Status
Power Enable
Event
Get Power
Status
Determine
Ports
Print Status
Classification
Event
Get
Classification
Status
Determine
Ports
Power On
Port
Classification
Valid?
Print Status
Yes
Detection Event Processing is only
performed to print status info. Not
required in Semi-Auto mode
Fault Event
Get Fault
Status
Determine
Ports
Print Status
UPoE
Ports?
IEEE
Power On
2nd Port
Yes
Enable Four 2-Pair
Ports and two 4-Pair
Ports Master
Zvvo•[šš]}v
and Classification
www.ti.com TPS2388EVM-612 Host Setup
11
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 6. Semi-Auto Mode Reference Code Structure
4.2.3 Virtual Auto Mode Reference Code
Since the TPS2388 does not have Auto Mode, the main purpose of Virtual Auto Mode reference code is to
operate the TPS2388 like Auto Mode by sending simple I2C commands. It is more beneficial to small PSE
systems with lower port count, since it does not need complex system control. For example, NVR
applications.
CAUTION
The Virtual Auto Mode reference code disables channel 5–8 completely since it
is intended for use on IEEE802.3at compliant (2-pair) ports only. So nothing will
be powered on when you connect to the 4 pair ports.
To enable the channel 5-8 for an 8 IEEE832.3at port system working in Virtual Auto Mode, you can go to
main_virtual_auto.c and add another loop with I2C address of channel 5-8.
!~The!~intent for 800ms delay is to provide sufficient time to allow the previous turn on commands to
complete before sending another (800ms per virtual “quad”). If there are 3 TPS2388 devices in the
system, the delay would be 400ms/3 = 133ms.

Start Endless Loop
Initialize
MSP430
Configure TPS2388
(Interrupts, Set semi-
Auto Mode, Enable
DC disconnect)
Set Power Off to all
ports
(QDEOHDOOSRUWV¶
detection/
classification
Read Operating
Mode
Set Operating Mode
to Semi-Auto
Semi-Auto Mode?
(0xFFh or 0xAAh)
Read Power Good
Status
IEEE Turn On
Unpowered Ports
Delay 800 ms
Copyright © 2017, Texas Instruments Incorporated
EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots www.ti.com
12 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 7. Virtual Auto Mode Reference Code Structure
5 EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots
This section contains the TPS2388EVM-612 schematic, layout guidelines, and printed-circuit board (PCB)
assembly and layer plots.
5.1 Schematic
Figure 8 through Figure 10 illustrate the TPS2388EVM-613 schematics.

Copyright © 2017, Texas Instruments Incorporated
www.ti.com EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots
13
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 8. TPS2388EVM-612 (Motherboard) Schematic: Control

PSE_N3
PSE_N1
1 2
J27
P1
1 2
J28
P2
1 2
J15
P4
1 2
J16
P3
5
4
1
2
3
6
7
8
9
10
J18
22V
D9
1SMB5933BT3G
22V
D6
1SMB5933BT3G
22V
D5
1SMB5933BT3G
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J19
2 Pair Port 1
PSE_N2
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J20
2 Pair Port 2
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J8
2 Pair Port 3
PSE_N4
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J7
2 Pair Port 4
GND
47µF
C16
Port4_Date1_N
Port4_Date2_P
Port4_Date2_N
Port4_Date3_P
Port4_Date3_N
Port4_Date4_P
Port4_Date4_N
Port3_Date2_P
Port3_Date2_N
Port3_Date3_P
Port3_Date3_N
Port3_Date4_P
Port3_Date4_N
Port1_Date3_P
Port1_Date3_N
Port1_Date4_P
Port2_Date2_N
Port2_Date3_P
Port2_Date4_P
Port2_Date4_N
GND
VPWR
PSE_N1
PSE_N2
PSE_N3
PSE_N4
VPWR VPWR
VPWR
VPWR
GND
PSE_N1
PSE_N4 PSE _N3
PSE_N2
2
3
4
1
5
6
7
8
J10
Port4 Data
2
3
4
1
5
6
7
8
J11
Port3 Data
2
3
4
1
5
6
7
8
J23
Port2 Data
2
3
4
1
5
6
7
8
J22
Port1 Data
1 2
J14
P7
1 2
J13
P8
22V
D7
1SMB5933BT3G
22V
D4
1SMB5933BT3G
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J9
4 Pair Port 2
PSE_N7
PSE_N8
Port8&7_Data2_N
VPWR
PSE_N7
PSE_N8
2
3
4
1
5
6
7
8
J12
Port8&7 Data
GND
1 2
J25
P6
1 2
J26
P5
22V
D11
1SMB5933BT3G
22V
D8
1SMB5933BT3G
1:1
1:1
1:1
1:1
22nF
75
22nF
75
22nF
75
22nF
75
1nF
2kV
MDCT3
1
MD3-
2
MD3+
3
MD2+
4
MD2-
5
MDCT2
6
MDCT4
7
MD4+
8
MD4-
9
MD1-
10
MD1+
11
MDCT1
12
13
14
15
16
VDC1+
17
VDC1-
18
VDC2+
19
VDC2-
20
Yellow
Green
Green
Shield GND
1 MX1+
2 MX1-
3 MX2+
6 MX2-
4 MX3+
5 MX3-
7 MX4+
8 MX4-
J21
4 Pair Port 1
PSE_N5
PSE_N6
Port6&5_Data2_N
Port6&5_Data3_P
Port6&5_Data3_N
Port6&5_Data4_P
Port6&5_Data4_N
PSE_N5
PSE_N6
2
3
4
1
5
6
7
8
J24
Port6&5 Data
5
4
1
2
3
6
7
8
9
10
J17
GND
47µF
C15
GND
VPWR
PSE_N5
PSE_N6
PSE_N7
PSE_N8
VPWR
7.50k
R14
7.50k
R17
7.50k
R20
7.50k
R23
7.50k
R16
7.50k
R15
7.50k
R22
7.50k
R21
Port3_Date1_N
Port3_Date1_PPort4_Date1_P
Port1_Date4_N
Port1_Date2_N
Port1_Date2_P
Port1_Date1_N
Port1_Date1_P Port2_Date1_P
Port2_Date1_N
Port2_Date2_P
Port2_Date3_N
Port8&7_Data4_N
Port8&7_Data4_P
Port8&7_Data3_P
Port8&7_Data1_P
Port8&7_Data2_P
Port8&7_Data3_N
Port8&7_Data1_N
Port6&5_Data1_P
Port6&5_Data1_N
Port6&5_Data2_P
22V
D10
1SMB5933BT3G
TPS23861EVM-613 Port 1-4
TPS23861EVM-613 Port 5-8
2 Pair Port 4 (IEEE802.3at Type 2) 2 Pair Port 3 (IEEE802.3at Type 2)
2 Pair Port 1 (IEEE802.3at Type 2) 2 Pair Port 2 (IEEE802.3at Type 2) 4 Pair Port 1 (Dual IEEE802.3at Type 2)
4 Pair Port 2 (Dual IEEE802.3at Type 2)
TP15
GND
TP16
GND
GND GND
EARTH
EARTH
Blue
12
D13
Blue
12
D17
Blue
12
D16
Blue
1
2
D18
Blue
1
2
D14
TP11
GND
Blue
12
D12
J29
7693
2200pF
2000V
C18
2200pF
2000V
C17
Copyright © 2017, Texas Instruments Incorporated
EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots www.ti.com
14 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 9. TPS2388EVM-612 (Motherboard) Schematic: Power Ports

Kelvin to U1-4
Kelvin to U1-32 Kelvin to U1-39
Kelvin to U1-11
GND GND
GND GND
2 Pair Ports 1-4
J3 is PSE Communication Connector
TP5
TP4
TP6
TP7
TP3
TP2
0.1µF
C8
0.1µF
C10
0.1µF
C9
0.1µF
C7
0.1µF
C6
0.1µF
C5
0.1µF
C3
0.1µF
C4
58V
D1
0.51
R1
GND
PSE_OSS
\PSE_INT
PSE_SDAO
PSE_SDAI
PSE_SCL
\PSE_RST
3.3V
5
4
1
2
3
6
7
8
9
10
J3
TP8
GND
GNDGND
VPWR
PSE_N1
PSE_N2
PSE_N3
PSE_N4
5
4
1
2
3
6
7
8
9
10
J1
5
4
1
2
3
6
7
8
9
10
J2
GND
VPWR
PSE_N5
PSE_N6
PSE_N7
PSE_N8
TP1
GND
1µF
C11
VPWRVPWR
VPWR
PSE_D1
CH1_GATE
CH1_SEN
PSE_D2
CH2_GATE
CH2_SEN
PSE_D5
CH5_GATE
CH5_SEN
PSE_D6
CH6_GATE
CH6_SEN
PSE_D3
CH3_GATE
CH3_SEN
PSE_D4
CH4_GATE
CH4_SEN
PSE_D7
CH7_GATE
CH7_SEN
PSE_D8
CH8_GATE
CH8_SEN
PSE_N8PSE_N7PSE_N4PSE_N3
PSE_N1 PSE _N2 PSE_N5 PSE_N6
0.51
R2
0.51
R3
0.51
R4
0.51
R9
0.51
R10
0.51
R11
0.51
R12
0.51
R5
0.51
R6
0.51
R7
0.51
R8
0.51
R13
0.51
R14
0.51
R15
0.51
R16
58V
D2
58V
D5
58V
D6
58V
D8
58V
D7
58V
D4
VPWR
58V
D3
F1
C1S 1.5
F2
C1S 1.5
F5
C1S 1.5
F6
C1S 1.5
F8
C1S 1.5
F7
C1S 1.5
F4
C1S 1.5
F3
C1S 1.5
4 Pair Ports 1-2
4
7,8
1,2,3
5,6,
Q1
CSD19538Q3A 4
7,8
1,2,3
5,6,
Q2
CSD19538Q3A
4
7,8
1,2,3
5,6,
Q3
CSD19538Q3A 4
7,8
1,2,3
5,6,
Q4
CSD19538Q3A 4
7,8
1,2,3
5,6,
Q7
CSD19538Q3A 4
7,8
1,2,3
5,6,
Q8
CSD19538Q3A
4
7,8
1,2,3
5,6,
Q5
CSD19538Q3A 4
7,8
1,2,3
5,6,
Q6
CSD19538Q3A
GAT1 1
SEN1
2
DRAIN1
3
KSENSA
4
DRAIN2
5
SEN2
6
GAT2 7
GAT3 8
SEN3
9
DRAIN3
10
KSENSB
11
DRAIN4
12
SEN4
13
GAT4 14
NC 15
NC 16
VPWR
17
NC 18
NC 19
ATST_DCPL0 20
AGND 21
NC 22
TEST1
23
TEST2
24
TEST3
25
TEST0
26
RESV 27
RESV 28
GAT5 29
SEN5
30
DRAIN5
31
KSENSC
32
DRAIN6
33
SEN6
34
GAT6 35
GAT7 36
SEN7
37
DRAIN7
38
KSENSD
39
DRAIN8
40
SEN8
41
GAT8 42
VDD
43
RESET
44
INT 45
DGND 46
DTST_DCPL1 47
A1_TST 48
A2_TST 49
A3_TST 50
A4_TST 51
RESV 52
SCL
53
SDAI
54
SDAO 55
OSS
56 PAD 57
U1
TPS2388RTQ
PSE_D1
PSE_D2
PSE_D3
PSE_D4
PSE_D5
PSE_D6
PSE_D7
PSE_D8
CH1_SEN
CH2_SEN
CH3_SEN
CH4_SEN
CH5_SEN
CH6_SEN
CH7_SEN
CH8_SEN
CH1_GATE
CH2_GATE
CH3_GATE
CH4_GATE
CH5_GATE
CH6_GATE
CH7_GATE
CH8_GATE
\PSE_INT
PSE_SCL
PSE_SDAI
PSE_OSS
PSE_SDAO
\PSE_RST
VPWR
3.3V
GNDGND
0.1µF
C2
0.1µF
C1
GND
12
34
56
78
J4
Copyright © 2017, Texas Instruments Incorporated
www.ti.com EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots
15
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 10. TPS2388EVM-016 (Daughterboard) Schematic

Copyright © 2017, Texas Instruments Incorporated
EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots www.ti.com
16 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
5.2 Layout Guidelines
5.2.1 Supply Voltage Decoupling
Provide power supply pin bypass to the TPS2388 device as follows:
• 0.1 µF, 100 V, X7R ceramic at pin 28 (VPWR)
• 0.1 µF, 50 V, X7R ceramic at pin 1 (VDD)
5.2.2 Port Current Kelvin Sensing
KSENSA is shared between SEN1 and SEN2, while KSENSB is shared between SEN3 and SEN4. In
order to optimize the accuracy of the measurement, the PCB layout must be done carefully to minimize
the impact of PCB trace resistance. Refer to Figure 17 as an example.
5.2.3 Ground Plane Spacing and Isolation (GND, GND1, and EARTH nets)
Appropriate spacing should be provided between the GND, GND1, and EARTH nets as shown in
Figure 13.
5.3 PCB Drawings
Figure 11 through Figure 19 show the PCB layouts and assemblies for this EVM.
Figure 11. TPS2388EVM-612 (Motherboard) Top Side Assembly

www.ti.com EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots
17
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 12. TPS2388EVM-612 (Motherboard) Top Side Routing
Figure 13. TPS2388EVM-612 (Motherboard) Layer 2 Routing

EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots www.ti.com
18 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 14. TPS2388EVM-612 (Motherboard) Layer 3 Routing
Figure 15. TPS2388EVM-612 (Motherboard) Bottom Side Routing

www.ti.com EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots
19
SLUUBQ7–August 2017
Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 16. TPS2388EVM-016 (Daughterboard) Top Side Assembly
Figure 17. TPS2388EVM-016 (Daughterboard) Top Side Routing

EVM Schematic, Layout Guidelines and PCB Assembly, Layer Plots www.ti.com
20 SLUUBQ7–August 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
TPS2388EVM-612: PoE PSE Evaluation Module for TPS2388
Figure 18. TPS2388EVM-016 (Daughterboard) Bottom Side Routing
Figure 19. TPS2388EVM-016 (Daughterboard) Bottom Side Assembly