Toshiba TXZ+ Series User manual

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
1 / 52
© 2020
Toshiba Electronic Devices & Storage Corporation
2020-10
32-bit RISC Microcontroller
TXZ+ Family
Reference Manual
CAN Controller
(CAN-B)
Revision 1.0

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
2 / 52
Contents
Preface ................................................................................................................................................................. 5
Related document.....................................................................................................................................................5
Conventions ............................................................................................................................................................6
Terms and Abbreviations.......................................................................................................................................8
1. Outlines ......................................................................................................................................................... 9
2. Block Diagram............................................................................................................................................. 10
3. Function and Operation .............................................................................................................................. 11
3.1. Clock Supply ....................................................................................................................................................11
3.2. CAN Interface ..................................................................................................................................................11
3.3. Function ...........................................................................................................................................................12
Mailbox .......................................................................................................................................................................12
Transmit Control Register...........................................................................................................................................13
Receive Control Register............................................................................................................................................14
Remote Frame Control Register.................................................................................................................................15
Receive Filtering.........................................................................................................................................................16
Time Stamp Function .................................................................................................................................................17
Interrupt Control..........................................................................................................................................................18
3.4. Operation Mode ...............................................................................................................................................20
Configuration Mode ....................................................................................................................................................20
Sleep Mode ................................................................................................................................................................22
Suspend Mode ...........................................................................................................................................................22
Test Loop Back Mode.................................................................................................................................................23
Test Error Mode..........................................................................................................................................................23
3.5. Bit Configuration ..............................................................................................................................................24
4. Register....................................................................................................................................................... 26
4.1. Register list ......................................................................................................................................................26
CAN Mailbox...............................................................................................................................................................27
4.2. Details of Registers..........................................................................................................................................28
[CANxMBnID](Message ID Field Register).................................................................................................................28
[CANxMBnTSVMCF](Time Stamp Values Message Control Field Register) .............................................................29
[CANxMBnDL](Data fields Register )..........................................................................................................................30
[CANxMBnDH](Data fields Register)..........................................................................................................................30
[CANxMC](Mailbox Configuration Register) ...............................................................................................................31
[CANxMD](Mailbox Direction Register) ......................................................................................................................31
[CANxTRS](Transmission Request Set Register) ......................................................................................................32
[CANxTRR](Transmission Request Reset Register) ..................................................................................................33
[CANxTA](Transmission Acknowledge Register) .......................................................................................................34
[CANxAA](Abort Acknowledge Register)..................................................................................................................34
[CANxRMP](Receive Message Pending Register)...................................................................................................35
[CANxRML](Receive Message Lost Register)..........................................................................................................36
[CANxLAM](Local Acceptance Mask Register) ........................................................................................................37

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
3 / 52
[CANxGAM](Global Acceptance Mask Register)......................................................................................................38
[CANxMCR](Master Control Register)......................................................................................................................39
[CANxGSR](Global Status Register) ........................................................................................................................40
[CANxBCR1](Bit Configuration Register1) ...............................................................................................................41
[CANxBCR2](Bit Configuration Register2) ...............................................................................................................41
[CANxGIF](Global Interrupt Flag Register)...............................................................................................................42
[CANxGIM](Global Interrupt Mask Register).............................................................................................................43
[CANxMBTIF](Mailbox Transmit Interrupt Flag Register) .........................................................................................44
[CANxMBRIF](Mailbox Receive Interrupt Flag Register)..........................................................................................44
[CANxMBIM](Mailbox Interrupt Mask Register)........................................................................................................44
[CANxCDR](Change Data Request Register) ..........................................................................................................45
[CANxRFP](Remote Frame Pending Register) ........................................................................................................45
[CANxCEC](CANx Error Counter Register)..............................................................................................................46
[CANxTSP](Time Stamp Counter Prescaler Register) .............................................................................................47
[CANxTSC](Time Stamp Counter Register) .............................................................................................................47
5. Usage.......................................................................................................................................................... 48
5.1. Receive Messages...........................................................................................................................................48
5.2. Transmitting Message......................................................................................................................................49
5.3. Remote Frame Handling..................................................................................................................................50
6. Revision History .......................................................................................................................................... 51
RESTRICTIONS ON PRODUCT USE............................................................................................................... 52

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
4 / 52
List of Figures
Figure 2.1 Block Diagram of CAN controller............................................................................................ 10
Figure 3.1 Configuration of Mailboxes ..................................................................................................... 12
Figure 3.2 Timing when a Receive Message Lost Occurs ...................................................................... 14
Figure 3.3 Receive filtering ...................................................................................................................... 16
Figure 3.4 Timer Stamp Counter.............................................................................................................. 17
Figure 3.5 Block Diagram of CANx interrupt signals ............................................................................... 19
Figure 3.6 Flowchart of Initial Setup of CAN Controller........................................................................... 21
Figure 3.7 Flowchart of Setup of Test Loop Back Mode and Test Error Mode....................................... 23
Figure 3.8 CAN Bit Timing ....................................................................................................................... 24
Figure 5.1 Flowchart of Message Reception ........................................................................................... 48
Figure 5.2 Flowchart of Message Transmission...................................................................................... 49
Figure 5.3 Flowchart of Remote Frame Handling Using the Automatic Reply Feature .......................... 50
List of Tables
Table 2.1 List of Signals........................................................................................................................... 10
Table 3.1 List of Interrupt factors ............................................................................................................. 18
Table 3.2 Restrictions when Setting the Baud Rate ................................................................................ 25
Table 4.1 Change of [CANxRMP] and [CANxRML] Registers before/ after a Message is received ...... 36
Table 6.1 Revision History ....................................................................................................................... 51

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
5 / 52
Preface
Related document
Document Name
Clock Control and Operation Mode
Input/Output ports
Product Information

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
6 / 52
Conventions
Numeric formats follow the rules as shown below:
Hexadecimal: 0xABC
Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
Binary: 0b111 – It is possible to omit the "0b" when the number of bit can be distinctly
understood from a sentence.
"_N" is added to the end of signal names to indicate low active signals.
It is called "assert" that a signal moves to its active level, "deassert" to its inactive level.
When two or more signal names are referred, they are described like as [m: n].
Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
The characters surrounded by [ ] defines the register.
Example: [ABCD]
"n" substitutes suffix number of two or more same kind of registers, fields, and bit names.
Example: [XYZ1], [XYZ2], [XYZ3] [XYZn]
"x" substitutes suffix number or character of units and channels in the Register List.
In case of unit, "x" means A, B, and C ...
Example: [ADACR0], [ADBCR0], [ADCCR0] [ADxCR0]
In case of channel, "x" means 0, 1, and 2 ...
Example: [T32A0RUNA], [T32A1RUNA], [T32A2RUNA] [T32AxRUNA]
The bit range of a register is written like as [m: n].
Example: Bit[3: 0] expresses the range of bit 3 to 0.
The configuration value of a register is expressed by either the hexadecimal number or the binary number.
Example: [ABCD]<EFG> =0x01 (hexadecimal), [XYZn]<VW> =1 (binary)
Word and Byte represent the following bit length.
Byte: 8 bits
Half word: 16 bits
Word: 32 bits
Double word: 64 bits
Properties of each bit in a register are expressed as follows:
R: Read only
W: Write only
R/W: Read and Write are possible
Unless otherwise specified, register access supports only word access.
The register defined as reserved must not be rewritten. Moreover, do not use the read value.
The value read from the bit having default value of "-" is unknown.
When a register containing both of writable bits and read-only bits is written, read-only bits should be
written with their default value, In the cases that default is "-", follow the definition of each register.
Reserved bits of the Write-only register should be written with their default value.
In the cases that default is "-", follow the definition of each register.
Do not use read-modified-write processing to the register of a definition which is different by writing and
read out.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
7 / 52
All other company names, product names, and service names mentioned herein may be trademarks of their
respective companies.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
8 / 52
Terms and Abbreviations
Some of abbreviations used in this document are as follows:
CAN Controller Area Network

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
9 / 52
1. Outlines
The CAN can operate as a transmission/ reception circuit of 1channel per unit.
The following shows the List of Function.
Function
classification
Function Operation explanation
Protocol
Compliant with CAN version 2.0B active Standard and extended formats supported
CAN bus bit rate Max 1Mbps (fsys=48MHz(Min))
Baud rate prescaler built in
Bit timing parameter Equivalent to Intel 82527
Message Box 32 Mailboxes 31 reception and transmission
1 reception only
Transmission
Frame support Data Frame / Remote Frame supported
Arbitration The mailbox with the lower number will be sent first
The mailbox with the higher priority identifier will be sent first
Reception
Frame support Data Frame / Remote Frame supported
Masking function
Programmable global receive mask
(common to mailboxes 0 to 30)
Programmable local receive mask
(for mailbox 31 only)
ID format Standard / Extended ID selection
Receive Mask bit function
Time stamp For Transmission/Reception 16-bit time stamp counter
Operation Mode
Configuration mode Mode for setting CAN
Sleep mode Low power consumption mode( Bus Sleep Mode)
Suspend mode Inactive state on the CAN bus
Test loop-back mode Self-acknowledge
Test error mode Writable error counters
Interrupt
CANx transmission completion
(INTCANxTXD) Interrupt when a message transmission is terminated in normal
CANx reception completion
(INTCANxRXD) Interrupt when a message reception is terminated in normal
CANx global (INTCANxGLB)
(8 factors)
Warning level / Error passive / Bus off /
Time stamp overflow / Transmit abort / Receive message lost /
Wake-up / Remote frame receive

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
10 / 52
2. Block Diagram
Figure 2.1 shows the Block Diagram of CAN controller
Control & Interrupt
Transmit buffer
Transmit data
CAN protocol controller
Receive data
CPU
interf ace
CAN state-machine
Mailbox
RAM
(32MailBox)
Receive
mask
CANxCLK
INTCANxRXD
INTCANxTXD
INTCANxGLB
Control
Receive buff er
Priority
comparison
register
Data output
Data input ID matched
CANxTX
CANxRX
Time
stamp
counter
Receive
filter
Figure 2.1 Block Diagram of CAN controller
Table 2.1 List of Signals
No
Symbol
Signal name
I/O
Related Reference Manual
1 INTCANxRXD CANx reception completion
interrupt Output Exception
2 INTCANxTXD CANx transmission completion
interrupt Output Exception
3
INTCANxGLB
CANx global interrupt
Output
Exception
4
CANxTX
CANx TX signal
Output
Input/Output ports, Product information
5
CANxRX
CANx RX signal
Input
Input/Output ports, Product information
6
CANxCLK
CANx clock(fsys/4)
Input
Clock Control and Operation Mode

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
11 / 52
3. Function and Operation
3.1. Clock Supply
When you use CAN, please set an applicable clock enable bit to "1" (clock supply) in fsys supply stop register A
([CGFSYSENA], [CGFSYSMENA]), fsys supply stop register B ([CGFSYSENB], [CGFSYSMENB]), fsys
supply stop register C([CGFSYSMENC]), and fc supply stop registers ([CGFCEN]).
An applicable register and the bit position vary according to a product. Therefore, the register may not exist with
the product. Please refer to "Clock Control and Operation Mode" of reference manual for the details.
When attempting to stop supplying the clock, make sure to check whether the CAN is stopped. Note that when the
MCU enters STOP mode, make sure to check whether the CAN is stopped as well.
When fsys clocks of CAN stop, CANxCLK stops.
3.2. CAN Interface
The interface to the CAN bus are an input pin CANxRX and an output pin CANxTX. Connect these pins via the
CAN bus transceiver (ISO / DIS 11898 compliant).
High speed and low speed transceivers are differentiated. Care must be taken to ensure that the electrical
characteristics of these pins at the chip level (eg, 3.3 V to 5 V) satisfy the requirements of the transceiver.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
12 / 52
3.3. Function
Mailbox
The mailboxes consist of a single port RAM (accessible from the internal CAN core and the CPU). The CPU
controls the CAN controller by changing the settings of the mailboxes and control registers. The settings of the
mailboxes and control registers are used for such processes as reception filtering, message transmission, and
interrupt processing.
To start transmission, set the transmission request bit corresponding to the mailbox to be sent. After the bit has
been set, all transmission procedures and error processes (when errors occur) are executed without CPU
involvement. When the mailbox is set to receive, the CPU reads the mailbox data using read instructions.
The user can also set it so that an interrupt will be issued to the CPU every time a message has been successfully
received or transmitted
In total, 32 mailboxes are provided, each of which consists of 8 byte data, 29 bit IDs, and several control bits. The
mailboxes (except mailbox 31) can be set to either transmission or reception. Mailbox 31 is the receive only
mailbox. Mailbox 31 is designed so that it can receive different message ID groups using other receive masks than
mailboxes 0 to 30.
"Figure 3.1" shows the configuration of the mailboxes.
D7
D3
TSV1
ID3
D6
D2
TSV0
ID2
D5
D1
D4
D0
MCF
ID0
ID1
MailBox
(CANxMBn (n= 0 to 31))
Not used
31 16 15 8 7 0
0x0018
0x0010
0x0008
0x0000
Byte3Byte2Byte1Byte0
HalfWord1
Word
HalfWord0
24 23
Offset Address
Figure 3.1 Configuration of Mailboxes
(1) Message ID field (ID3 to ID0)
‒ID extension bit <IDE>
‒Global / local acceptance mask enable bit <GAME_LAME>
‒Remote frame handling bit <RFH>
‒29-bit message ID<ID[28:0]>
(2) Message control field (MCF)
‒Remote frame transmission request bit <RTR>
‒Data length of 4 bits <DLC[3:0]>
(3) Time stamp value (TSV1, TSV0)
‒Stores time stamp counter value during receiving / transmitting message <TSV[15:0]>
(4) Data field(D7 to D0)
‒Data of 8 bytes <D7[7:0]> to <D0[7:0]>

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
13 / 52
Transmit Control Register
Transmission control consists of two registers. One is the transmission request set register [CANxTRS], and the
other is the transmission request reset register [CANxTRR]. Therefore it is possible to clear the transmission
request without generating a conflict in the handling of the transmission mailboxes in the state-machine.
This mechanism also prevents clearing the transmission request of a mailbox to which transmission is already in
progress.
When a write of data and the ID to mailbox n configured as a transmission mailbox ([CANxMD]<MDn>=0) is
performed and access to mailbox n is enabled ([CANxMC]<MCn>=1), setting the [CANxTRS]<TRSn> bit to "1"
causes the messages in mailbox n to be transmitted.
If there is more than one mailbox configured as a transmission mailbox and more than one corresponding TRS bit
is set, then the messages will be sent in the selected order. The order of transmission depends on the <MTOS> bit
in the master control register [CANxMCR].
If the [CANxMCR]<MTOS> bit is "0", the mailbox with the lower number has the higher priority. For example, if
the mailboxes CANxMB0, CANxMB2, and CANxMB5 are configured as transmission mailboxes and the
corresponding [CANxTRS]<TRSn> bits are set to "1", then the messages will be transmitted in the following
order: CANxMB0, CANxMB2, and CANxMB5. If a new transmission request is set for CANxMB0 during
processing of the CANxMB2 message, then in the next internal arbitration-run, CANxMB0 is selected for the next
transmission message and transmission of the CANxMB0 message starts after CANxMB2 transmission is
completed.
This also happens if an arbitration lost error occurs while the CANxMB2 message is being transmitted.
The CANxMB0 message will be sent instead of the CANxMB2 lost in arbitration.
If the [CANxMCR]<MTOS> bit is "1", the mailbox with the highest priority ID among those mailboxes for which
transmission is requested will be transmitted. In a transmission after an arbitration lost error occurred also, the
message in the mailbox with the highest priority ID among those mailboxes for which transmission is requested at
the time will be transmitted.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
14 / 52
Receive Control Register
The ID of a received message is compared to the ID of the mailbox set as the receive mailbox. The comparison of
the IDs depends on the [CANxMBnID]<GAME_LAME> values of the global/local acceptance mask enable bit
and the data held in the global/local acceptance mask registers [CANxGAM]/[CANxLAM].
When a match is detected, the ID of the received message, the control bits, and data bytes are written in the
matching mailbox. At the same time, when the corresponding receive message pending bit [CANxRMP]<RMPn>
is set to "1" and the mailbox interrupt is enabled ([CANxMBIM]<MBIMn>=1), the CANx reception completion
interrupt (INTCANxRXD) occurs. After a match is detected, no further ID comparison takes place.
If the ID of the received message does not match with any of the mailboxes 0 to 30, the ID is compared to the ID
of the receive-only mailbox 31. When a match is detected, the settings of the received message are written in
receive-only mailbox 31.
If no match is detected, the received message is not stored in the mailbox and no change occurs in the mailbox.
The <RMPn> bit must be cleared by the CPU after data is read. With the <RMPn> bit set to "1", if the next
message to this mailbox n is received, the corresponding receive message lost bit <RMLn> is set to "1".
In this case, mailbox n is overwritten with the new message.
Figure 3.2 shows timing when a receive message lost occurs.
Figure 3.2 Timing when a Receive Message Lost Occurs
SOF Message 1
for mailbox "n"EOF IFS SOF Message 2 for mailbox "n"EOF IFS
CAN Bus
Message is valid
Set <RMP>
[CANxRMP] register
Set <RML>
[CANxRML] register
Copy ID and data to
mailbox

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
15 / 52
Remote Frame Control Register
After a remote frame is received, the remote frame ID is compared to the mailbox ID. The comparison of the IDs
depends on the value of the global/local acceptance mask enable bit [CANxMBnID]<GAME_LAME> in the
mailbox and the data held in the global/local acceptance mask registers [CANxGAM]/[CANxLAM].
After an ID match is detected, no further comparison takes place.
When the remote frame ID matches with the ID of transmission mailbox n where the remote frame handling bit
[CANxMBnID]<RFH> is set to "1", the [CANxTRS]<TRSn> bit is set to "1" so that the message is transmitted
responding to the remote frame. For a transmission mailbox where the [CANxMBxID]<RFH> bit is set to "0", the
mailbox does not respond to the remote frame even when the ID matches.
If the ID matches with the ID of receive mailbox n, the received message is handled same as a data frame, and this
sets the [CANxRMP]<RMPn> bit and the [CANxRMP]<RFPn> bit to "1".
When the remote frame ID matches with the ID of mailbox n where both the [CANxMBxID]<RFH> bit and the
global bit are set to "1", the ID of mailbox n is overwritten with the remote frame ID, and the mailbox will
automatically respond to the remote frame using the ID (The <TRSn> bit is set to transmit a data frame).
Therefore, when the global acceptance mask register [CANxGAM] is used, one mailbox n may respond to
multiple remote frame IDs depending on the mask value.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
16 / 52
Receive Filtering
For mailboxes 0 to 30, the global acceptance mask register [CANxGAM] will be used if the global bit in the
mailbox is set. The receiving message will be stored in the first mailbox with a matching ID. Only if there is no
matching ID in the mailboxes 0 to 30, the receiving message will be compared to the receive-only mailbox
(mailbox 31). If the local bit in mailbox 31 is set, the local acceptance mask register [CANxLAM] will be used.
Figure 3.3 shows receive filtering.
Mailbox ID Acceptance mask register
Receive message ID
ACR0
ACR1
ACRn
AMR0
AMR1
AMRn
Reception request
Figure 3.3 Receive filtering

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
17 / 52
Time Stamp Function
There is a free-running 16-bit time stamp counter [CANxTSC] implemented in the CAN controller to show the
time of message reception and transmission. The content of the [CANxTSC] is written into the time stamp value
(TSV) of the corresponding mailbox when a received message has been stored or a message has been transmitted.
The [CANxTSC] is driven by the bit clock of the CAN bus line. When the operation mode of the CAN is in
configuration mode or in sleep mode, the [CANxTSC] is stopped. After power-up reset, a write to the time stamp
counter prescaler register [CANxTSP] clears the [CANxTSC]to "0". The [CANxTSC] is readable and writable
from the CPU both in configuration mode and normal operation mode.
Figure 3.4 shows the structure of the time stamp counter.
Prescaler Register
<TSP[3:0]>
Prescaler (4 bit)
Free running
Time Stamp Counter
<TSC[15:0]>
Time Stamp Hold Register
(16 bit)
MCU read/write
CAN bus bit clock
MCU read/write
Transmission/Reception
successful
load
Count-up clo ck
MailBox RAM
clear
clear
clear
re-load
Re-load value
Entering sleep mode
Entering configuration m ode
Write to prescaler
Hardware/Software reset
Hardware/Software reset
Entering sleep mode
Entering configuration mode
Write to prescaler
Figure 3.4 Timer Stamp Counter
The free running time stamp counter and the time stamp hold register will be cleared in the following cases:
●After reset (Power on reset or software reset).
●When the controller enters into configuration mode.
●When the controller enters into sleep mode.
●When a write access is performed to the [CANxTSP] register.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
18 / 52
Interrupt Control
The CAN controller has the following interrupt factors. And these interrupt factors are divided into three groups
and each group has one interrupt output.
●CANx transmission completion interrupt (INTCANxTXD)
It occurs at the completion of transmission.
●CANx reception completion interrupt (INTCANxRXD)
It occurs at the completion of reception.
●CANx global interrupt (INTCANxGLB)
It occurs by eight factors other than those above.
Table 3.1 List of Interrupt factors
Factors
Group
Transmit interrupt A message has been transmitted successfully.
INTCANxTXD
Receive interrupt A message has been received successfully.
INTCANxRXD
Warning level interrupt At least one of the two error counters is greater than or
equal to 97.
INTCANxGLB
Error passive interrupt CANx enters the error passive mode.
Bus off interrupt CANx enters the bus off mode.
Time stamp overflow interrupt -
Transmit abort interrupt
-
Receive message lost interrupt
-
Wake-up interrupt After wake-up from sleep mode, this interrupt will be
generated.
Remote frame receive interrupt -
For mailbox interrupts, there are two interrupt output lines separated from global interrupts. These are the mailbox
reception completion interrupt (INTCANxRXD) and the mailbox transmission completion interrupt
(INTCANxTXD), which are dependent on mailbox settings.
There are two interrupt flag registers and one interrupt mask register. One interrupt flag register is for the mailbox
receive interrupt flag register [CANxMBRIF] and one for the mailbox transmission interrupt flag register
[CANxMBTIF]. In addition, there is the mailbox interrupt mask register [CANxMBIM] for setting whether to
enable or disable each mailbox interrupt. The [CANxMBIM] register is used both for transmission and receive
mailboxes.
Figure 3.5 shows the block diagram of CAN interrupt signal.

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
19 / 52
Pulse
Pulse
Pulse
INTCANxRXD
INTCANxTXD
INTCANxGLB
<MBRIF[31]>
<MBIM[31]>
<MBRIF[30]>
<MBIM[30]>
<MB T IF [30]>
32 sources for
r ec e ive
31 sources for
tr ans m it
<MBRIF[0]>
<MBIM[0]>
<MB T IF [0]>
[CANxGIF]<RFPF>
[CANxGIM]<RFPM>
8 sources from
global interrupt
[CANxGIF]<WLIF>
[CANxGIM]<WLIM>
Figure 3.5 Block Diagram of CANx interrupt signals
The CANx reception completion interrupt signal INTCANxRXD is the OR of the signal for which the 32 factors
issued by the mailbox receive interrupt flag register [CANxMBRIF] that are ANDed with each bit of the mailbox
interrupt mask register [CANxMBIM].
The CANx transmission completion interrupt signal INTCANxTXD is the OR of the signal for which the 31
factors issued by the mailbox transmission interrupt flag register [CANxMBTIF] that are ANDed with each bit of
the mailbox interrupt mask register [CANxMBIM].
The CAN global interrupt signal INTCANxGLB is the OR of the signal for which the 8 factors issued by the
global interrupt flag register [CANxGIF] that are ANDed with each bit of the global interrupt mask register
[CANxGIM].

TXZ+ Family
CAN Controller
2020-10-01
Rev. 1.0
20 / 52
3.4. Operation Mode
Configuration Mode
The CAN controller needs initial setup before starting operation (setting of the bit configuration registers,
[CANxBCR1] and [CANxBCR2]). Writes to the [CANxBCR1] and [CANxBCR2] are possible only when the
CAN controller is in configuration mode.
After reset, the [CANxMCR]<CCR> and the [CANxGSR]<CCE> are set to "1" and the configuration mode is set.
A write of "0" to the [CANxMCR]<CCR> bit sets the CAN controller to the normal operation mode. After leaving
configuration mode, the [CANxGSR]<CCE> bit is cleared to "0" and the power-up sequence starts. The power-up
sequence detects 11 consecutive recessive bits on the CAN bus line. After detection, the CAN controller is a bus
on and ready for operation.
A write of "1" to the [CANxMCR]<CCR> bit sets the CAN controller to enter configuration mode from normal
operation mode. After the CAN controller has entered configuration mode, the [CANxGSR]<CCE> bit is set to
"1".
Figure 3.6 shows the flowchart of the initial setup of the CAN controller.
When the CAN controller enters into configuration mode, the CAN error counter [CANxCEC], the time stamp
counter [CANxTSC], and the time stamp hold registers will be cleared.