Xilinx AC701 Si570 Owner's manual
April 2015
AC701 Si570 Programming
XTP230
© Copyright 2015 Xilinx, Inc. All Rights Reserved.
XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of
their respective owners.
NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the “Information”) is provided “AS-IS” with no warranty of any kind, express or implied.
Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this
Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to
correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical
support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS,
IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.
Revision History
Date Version Description
04/30/14 11.0 Recompiled for 2015.1.
11/24/14 10.0 Recompiled for 2014.4.
10/08/14 9.0 Recompiled for 2014.3.
06/09/14 8.0 Recompiled for 2014.2.
04/16/14 6.0 Recompiled for 2014.1.
12/18/13 5.0 Recompiled for 2013.4.
10/23/13 4.0 Recompiled for 2013.3.
06/19/13 3.0 Recompiled for 2013.2.
04/03/13 2.0 Recompiled for 2013.1.
02/04/13 1.0 Initial version. As per AR54044, added 2012.4 device pack.
AC701 Si570 Programming Overview
Xilinx AC701 Board
Software Requirements
Setup for the AC701 Si570 Programming
Programming the Si570
Correcting the Frequency
Programming the FMC Si570
References
Note: This presentation applies to the AC701
AC701 Si570 Programming Overview
Description
–The AC701 board has a Silicon Labs Si570 Programmable Oscillator that
defaults to 156.25 MHz. Via the IIC bus, the frequency of this device can be
changed. This tutorial shows how to change the output frequency of this
device.
Note: Presentation applies to the AC701
Xilinx AC701 Board
Vivado Software Requirements
Xilinx Vivado Design Suite 2015.1, Design Edition + SDK
–Combined installer
Note: Presentation applies to the AC701
AC701 Setup
Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent)
connector on the AC701 board
–Connect this cable to your PC
AC701 Setup
Connect a USB Type-A to Mini-B cable to the USB UART connector
on the AC701 board
–Connect this cable to your PC
–Power on the AC701 board for UART Drivers Installation
AC701 Setup
Reboot your PC if necessary
Right-click on My Computer
and select Properties
–Select the Hardware tab
–Click on Device Manager
Note: Presentation applies to the AC701
AC701 Setup
Expand the Ports
Hardware
–Right-click on Silicon Labs
CP210x USB to UART
Bridge and select Properties
Note: Presentation applies to the AC701
AC701 Setup
Under Port Settings tab
–Click Advanced
–Set the COM Port to an open Com Port
setting from COM1 to COM4
Note: Presentation applies to the AC701
Setup for AC701 Si570 Programming
Unzip the AC701 Si570 Programming Design Files (2015.1 C) ZIP file
to your C:\ drive
–Available through http://www.xilinx.com/ac701
Note: Presentation applies to the AC701
AC701 Si570 Programming
Open a Vivado Tcl Shell:
Start →All Programs →Xilinx Design Tools →Vivado 2015.1 →
Vivado 2015.1 Tcl Shell
Note: Presentation applies to the AC701
AC701 Si570 Programming
Download the Frequency Adjust bitstream with Vivado
In the Vivado Tcl Shell type:
cd C:/ac701_si570_programming/ready_for_download/
source freq_adjust.tcl
Note: Presentation applies to the AC701
AC701 Si570 Programming
Open the Debug Probes
Note: Presentation applies to the AC701
AC701 Si570 Programming
View the Debug Probes tab
–Select the probes and drag to the hw_vios tab
Note: Presentation applies to the AC701
AC701 Si570 Programming
View the VIO Cores under the Debug Probes tab
–The VIO Probes show 200 MHz for the System Clock, and 156.25 MHz for the
Si570 User Clock
–Unsigned decimal values correspond to the frequency of each input
Note: Presentation applies to the AC701
Table of contents
Other Xilinx Computer Hardware manuals
Xilinx
Xilinx Virtex-4 QV FPGA User manual
Xilinx
Xilinx MicroBlaze User manual
Xilinx
Xilinx Alveo U200 User manual
Xilinx
Xilinx LogiCORE IP Video In to AXI4-Stream v1.0 User manual
Xilinx
Xilinx ML623 User manual
Xilinx
Xilinx FMC XM107 Quick start guide
Xilinx
Xilinx MicroBlaze User manual
Xilinx
Xilinx Spartan-3A DSP FPGA Series User manual
Xilinx
Xilinx LogiCORE IP AXI User manual
Xilinx
Xilinx DPU IP User manual
Xilinx
Xilinx Virtex UltraScale FPGA VCU1287 User manual
Xilinx
Xilinx MIcroBlaze Development Spartan-3E 1600E Kit User manual
Xilinx
Xilinx 7 Series User manual
Xilinx
Xilinx Alveo X3522 User manual
Xilinx
Xilinx CAST CZ80CPU User manual
Xilinx
Xilinx 7 Series User manual
Xilinx
Xilinx ML605 Operation instructions
Xilinx
Xilinx ML630 Si570 User manual
Xilinx
Xilinx VC707 User manual
Xilinx
Xilinx 7 Series User manual
