Texas Instruments TPS53647 User manual

1
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
User's Guide
SLUUBA9A–June 2015–Revised February 2017
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+
Step-Down, DC-DC Analog with PMBus Interface
The PWR710-EVM evaluation module (EVM) uses the TPS53647 controller. The controller is 4-phase, D-
CAP+™ synchronous buck driverless controller with PMBus™ interface. The device operates using a
voltage supply between 4.5 V and 17 V. The controller allows programming and monitoring via the PMBus
interface. This PWR710-EVM uses the CSD95372B, Synchronous Buck NexFET™ Smart Power Stage
(SLPS499) device as the power stage.
Contents
1 Description.................................................................................................................... 1
1.1 Typical Applications ................................................................................................ 1
1.2 Features.............................................................................................................. 2
2 Electrical Performance Specifications..................................................................................... 2
3 Schematic..................................................................................................................... 3
4 Test Setup .................................................................................................................... 8
4.1 Test and Configuration Software ................................................................................. 8
4.2 Test Equipment ..................................................................................................... 8
4.3 Recommended Test Setup........................................................................................ 9
4.4 USB Interface Adapter and Cable .............................................................................. 10
4.5 List of Test Points and Connectors ............................................................................. 11
5 EVM Configuration Using the Fusion GUI .............................................................................. 13
5.1 Configuration Procedure ......................................................................................... 13
6 Test Procedure ............................................................................................................. 13
6.1 Line/Load Regulation and Efficiency Measurement Procedure............................................. 13
6.2 Control Loop Gain and Phase Measurement Procedure .................................................... 14
6.3 Efficiency ........................................................................................................... 14
6.4 Equipment Turn-on and Shutdown.............................................................................. 15
7 Performance Data and Typical Characteristic Curves................................................................. 16
8 EVM Assembly Drawing and PCB Layout .............................................................................. 19
9 List of Materials............................................................................................................. 22
10 Fusion GUI.................................................................................................................. 24
1 Description
The PWR710-EVM operates as a single output converter. The nominal 12-V bus produced a regulated,
1.0-V output at up to 120 A of load current. The PWR710-EVM demonstrates the controller in a typical
low-voltage high-current application while providing a number of test points to evaluate the performance of
the controller. Refer to TPS53647 (SLUSC39) datasheet for more information on multi-phase
configuration.
1.1 Typical Applications
• ASIC power in communications equipment
• High density power solutions
• Server power
• Smart power systems

Description www.ti.com
2SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
1.2 Features
• Regulated 1.0-V output up to 120-A DC steady state output current
• Output can be marginable and trimmable via the PMBus interface
• Programmable through PMBus interface
– UVLO protection threshold
– Soft-start slew-rate
– Device enable and disable
– Overcurrent warning and fault limits
– SW frequency
– BOOT voltage
• Convenient test points for probing critical waveforms
2 Electrical Performance Specifications
Table 1. PWR710-EVM Electrical Performance Specifications
PARAMETER TEST CONDITIONS MIN TYP MAX UNITS
INPUT CHARACTERISTICS
VIN Voltage range 8 12 14 V
IIN(max) Maximum input current VIN = 8 V, IOUT = 120 A 17 A
No load input current VIN = 14 V, IOUT = 0 A 120 mA
OUTPUT CHARACTERISTICS
VOUT Output voltage 1.0 V
IOUT Output load current 0 120 A
Output voltage line regulation 8 V ≤VIN ≤14 V 0.03%
Output voltage load regulation 0 A ≤IOUT ≤120 A 0.03%
VRIPPLE Output voltage ripple VIN = 12 V, IOUT = 120 A 3.8 mVpp
Output overcurrent protection
(OCP) 150 A
SYSTEMS CHARACTERISTICS
fSW Switching frequency VIN = 12 V 500 kHz
Peak efficiency VIN = 12 V, IOUT = 74 A 91%
Full-load efficiency VIN = 12 V, IOUT = 120 A 90%
TJOperating temperature 25 ºC

0
R28
22µF
C18
22µF
C19
TP1
VIN
10.0k
R18
10.0k
R17
10.0k
R16
0.1µF
C30
1 2
3 4
5 6
7 8
9 10
J4
J2
J1
22µF
C1
22µF
C2
L1
TP6
V3R3
TP11
COMP
TP4
TSEN
2.55k
R7
1000pF
C27
TP9
ISUM
33.2k
R15
1.00R6
TP5
AGND
0.33µF
C24
1µF
C23
2200pF
C3
9.31k
R11
16.5k
R13
49.9k
R1
TP8
5V_CON
12pF
C28
TP3
IMON
26.7k
R10
16.5k
R12
22µF
C9
TP12
P_CLK
TP13
P_ALERT#
TP14
P_DIO
8.06k
R9
CSP4
CSP1
O-USR
AGND
OCP-R
IMON
SKIP#_NVM
VSP
PWM2
VSN
PWRGND
CSP2
CSP3
ADDR_TRISE
VR_HOT#
ENABLE
VR_RDY
VR_FAULT#
PMB_DIO
PMB_ALERT#
PMB_CLK
TSEN
SLEW-MODE
VIN_C
VIN
VIN_C
PWRGNDAGND
PMB_DIO
PMB_CLK
PMB_ALERT#
PMB_DIO
PMB_CLK
PMB_ALERT#
OCP-R
VSP
VSN
CSP3
CSP2
CSP4
CSP1
V3R3
VIN_C
SKIP#_NVM
IMON
PWM2
ENABLE
VR_RDY
VR_HOT#
SLEW-MODE
VR_FAULT#
PMB_DIO
PMB_ALERT#
PMB_CLK
5V_CON
PWM3
PWM4
PWM1
F-IMAX
IMON 2
CSP1
3
CSP2
4
CSP3
5
CSP4
6NC 7
NC 8
VSP
9
VSN
10
COMP 11
ISUM 12
VREF 13
V3R3
14
V5
15
V12
16
GND 17
VR_RDY 18
VR_HOT 19
GND 20
RESET
21
GND 22
ENABLE
23
PMB_CLK
24
PMB_ALERT
25
PMB_DIO
26
VR_FAULT 27
ADDR_TRISE
28
SLEW-MODE
29
O-USR
30
VBOOT
31
F-IMAX
32
NC 33
NC 34
PWM1 38
PWM2 37
PWM3 36
PWM4 35
SKIP_NVM 39
TSEN
40
PAD 41 OCP-R
1
U1 TPS53647RHA
IMON
PWM1
PWM3
VREF
ADDR_TRISE
VREF
O-USR
VBOOT
4.32k
R14
1_8V_LDO
2.00k
R8
J5
1µF
C29
TP10
RESET#
1
2
3
J6
3_3V_LDO
1_8V_LDO
22µF
C15
22µF
C16
22µF
C6
22µF
C7
22µF
C8
22µF
C17
22µF
C4
22µF
C5
22µF
C14
270µF
C12
270µF
C13
3300pF
C10
3300pF
C21
3300pF
C11
3300pF
C22
121k
R5
TAO
0
R4
1000pF
C20
TSEN
TSEN
ISUM
COMP
PWM4
VREF
V3R3
5V_CON
V12
RESET#
VBOOT
F-IMAX
4.7µF
C25
20.0k
R20
24.3k
R19
39.2k
R24
24.3k
R21
20.0k
R3
150k
R2
SKIP#_NVM 1 2
3 4
J3
NVM
Pinstraps
1µF
C26
TP7
VREF
30.1k
R27
150k
R25
TP17
VR_HOT#
10.0k
R26
10.0k
R23
V3R3
VR_RDY VR_FAULT# VR_HOT#
10.0k
R22
TP15
VR_RDY
TP2
GND
TP16
VR_FAULT#
Vin: 8-14Vdc
www.ti.com Schematic
3
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
3 Schematic
Figure 1. PWR710-EVM Schematic Controller

L4
PA2607.151NLT
DNP
C62
470µF
C61
IOUT
1
REFIN 2 ENABLE
3
PGND 4
VDD
5VSW 6
VIN
7
BOOT_R 8
BOOT 9
FCCM
10
TAO/FAULT 11
PWM
12
PGND 13
U4
CSD95372BQ5M
0
R55
0.1µF
C49
2.2µF
C51
0R49
0
R51
DNP
R53
10.0k
R47
1000pF
C53
1000pF
C55
TP20
PWM3
VOUT
VIN_C TAO
5V_DRV
SKIP#_NVM
PWM3
CSP3
VREF
1.00
R45
V3R3
1000pF
C57
1.00
R59
0.1µF
C63
VREF
DNP
C59
L5
IOUT
1
REFIN 2 ENABLE
3
PGND 4
VDD
5VSW 6
VIN
7
BOOT_R 8
BOOT 9
FCCM
10
TAO/FAULT 11
PWM
12
PGND 13
U5
CSD95372BQ5M
0
R56
0.1µF
C50
2.2µF
C52
0
R50
0
R52
DNP
R54
10.0k
R48
1000pF
C54
1000pF
C56
TP21
PWM4
VOUT
VIN_C TAO
5V_DRV
SKIP#_NVM
PWM4
CSP4
VREF
1.00
R46
V3R3
1000pF
C58
1.00
R60
0.1µF
C64
VREF
DNP
C60
L2
470µF
C44
DNP
C43
IOUT
1
REFIN 2 ENABLE
3
PGND 4
VDD
5VSW 6
VIN
7
BOOT_R 8
BOOT 9
FCCM
10
TAO/FAULT 11
PWM
12
PGND 13
U2
CSD95372BQ5M
0
R39
DNP
C41
0.1µF
C31
2.2µFC33
0R33
0
R35
DNP
R37
10.0k
R31
1000pF
C35
1000pF
C37
TP18
PWM1
VOUT
VIN_C TAO
5V_DRV
SKIP#_NVM
PWM1
CSP1
VREF
1.00
R29
V3R3
1000pF
C39
1.00
R43
0.1µF
C47
VREF
Schematic www.ti.com
4SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 2. Phase 1
Figure 3. Phase 2
Figure 4. Phase 3

L5
IOUT
1
REFIN 2 ENABLE
3
PGND 4
VDD
5VSW 6
VIN
7
BOOT_R 8
BOOT 9
FCCM
10
TAO/FAULT 11
PWM
12
PGND 13
U5
CSD95372BQ5M
0
R56
0.1µF
C50
2.2µF
C52
0
R50
0
R52
DNP
R54
10.0k
R48
1000pF
C54
1000pF
C56
TP21
PWM4
VOUT
VIN_C TAO
5V_DRV
SKIP#_NVM
PWM4
CSP4
VREF
1.00
R46
V3R3
1000pF
C58
1.00
R60
0.1µF
C64
VREF
DNP
C60
www.ti.com Schematic
5
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 5. Phase 4

Disable Phase 3 4
when R65 = 0 Disable Phase 2 3 4
when R62 = 0 Disable Phase 1 2 3 4
when R61= 0 Disable Phase 4
when R70 = 0
0
R66
0
R64
TP23
CSP2
DNP
R62
DNP
R65
DNP
R68
TP24
CSP3
J7 J8
TP22
CSP1
0
R63
0
R69
DNP
R70
TP25
CSP4
VSP VSN
CSP3
CSP2
V3R3
CSP1
VSN
VSP
VOUT
PWRGND
AGND
CSP4
J10 J11 J12 J13
100µF
C79
PWRGND
DNP
C94
100µF
C78
DNP
C93
100µF
C77
DNP
C92
100µF
C76
DNP
C91
100µF
C75
DNP
C90
100µF
C74
DNP
C89
100µF
C73
DNP
C88
DNP
C66
100µF
C87
100µF
C72
100µF
C86
100µF
C71
100µF
C85
100µF
C65
100µF
C84
100µF
C70
100µF
C80
100µF
C69
100µF
C83
100µF
C68
100µF
C82
DNP
C67
DNP
C81
J9
DNP
R61
DNP R67
TP27
GND
TP26
VOUT
VOUT
Vout: 1.0Vdc
Iout: 120A
Schematic www.ti.com
6SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 6. Output Filter

15.0k
R75
10µF
C99
TP29
5VIN
1.0
R73
10µF
C98
100k
R74
51.1k
R58
TP32
3_3V_LDO
TP31
1_8V_LDO
J14
30.1k
R57
30.1k
R42
10µF
C96
2.00k
R76
0.1µF
C97
NC
1
VIN1
2
VIN1
3
MR1 4 MR2 5
EN
6
SEQ
7
GND 8
VIN2
9
VIN2
10
NC
11
VOUT2 12 VOUT2 13
FB2 14
RESET 15
PG1 16
FB1 17
VOUT1 18 VOUT1 19
NC
20 EP 21
U6 TPS70102PWP
1.0
R72
5VIN
5V_CON
RESET
PGD_1
PGD_1
1_8V_LDO
3_3V_LDO
5V_DRV
5VIN
5VIN
0.01µF C95
1.00k
R71
TP28
ENABLE
2
1 3
S1
EG1218
3_3V_LDO
ENABLE
1-2 OFF
2-3 ON
0
R41
TP30
GND
www.ti.com Schematic
7
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 7. Auxiliary Circuitry

Test Setup www.ti.com
8SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
4 Test Setup
4.1 Test and Configuration Software
Use the TI Fusion Digital Power Designer software to change any of the default configuration parameters
on the EVM. To download this software, visit the Digital Power Software page.
4.1.1 Description
Fusion Digital Power Designer is the graphic user interface (GUI) used to configure and monitor controller
on the EVM. The software uses the PMBus protocol to communicate with the controller over serial bus by
way of a TI USB adapter (see Figure 9).
4.1.2 TI Fusion Digital Power Designer Features
The software offers these features:
• Turn on or off the power supply output, either through the hardware control line or the PMBus
operation command.
• Monitor real-time data. Items such as input voltage, output voltage, output current, temperature,
warnings and faults are continuously monitored and displayed by the GUI.
• Configure common operating characteristics such as output voltage trim and margin, VIN UVLO, soft-
start slew rate, switching frequency, and warning and fault thresholds.
4.2 Test Equipment
4.2.1 Voltage Sources
Two DC input voltage sources are needed (VIN and 5VIN). Use an input voltage source VIN between 0 V
and 14 V variable DC source capable of supplying 20 Adc. Use another input voltage source 5VIN a 5-V
DC source capable of supplying 1Adc. Connect VIN to J1, J2 and connect 5VIN to J14 as shown in
Figure 8.
4.2.2 Multimeters
It is recommended to use two separate multimeters as shown in Figure 8. One meter is to measure VIN,
the other one is to measure VOUT.
4.2.3 Output Load
The electronic load is recommended for the test setup as shown in Figure 8. The load should be capable
of 120 A.
4.2.4 Oscilloscope
Use an oscilloscope to measure output noise and ripple. Use a coaxial cable to measure output ripple
across the output ceramic capacitor, C76.
4.2.5 Fan
During prolonged operation at high load, it may be necessary to provide forced air cooling with a small fan
aimed at the EVM. Maintain the temperature of the devices on the EVM under 105°C.
4.2.6 USB-to-GPIO Interface Adapter
A communications adapter is required between the EVM and the host computer. This EVM is designed to
use the Texas Instruments USB-to-GPIO adapter, see Figure 9. To purchase this adapter visit the TI usb-
to-gpio tool page.
4.2.7 Recommended Wire Gauge

www.ti.com Test Setup
9
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
(1) Total length of wire less than 4 feet (2 feet input or output, 2 feet return).
Table 2. Recommended Wire Gauge
Voltage (V) CONNECT RECOMMENDED
WIRE SIZE
MAXIMUM TOTAL WIRE LENGTH (1)
(FEET)
RETURN INPUT OUTPUT
12 VIN to J1 AWG #10 22 n/a
5 5VIN to J14 AWG #18 2 n/a
1 Load to J10 and J11 4 × AWG #10 n/a 2
4.3 Recommended Test Setup
Figure 8 shows the recommended test setup, which includes VIN and 5VIN input voltage sources, output
load, and USB-to-GPIO adapter.
Figure 8. PWR710-EVM Recommended Test Setup

Test Setup www.ti.com
10 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
4.4 USB Interface Adapter and Cable
Figure 9 shows the USB interface adapter and cable.
Figure 9. Texas Instruments USB-to-GPIO Adapter and Connections

www.ti.com Test Setup
11
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
4.5 List of Test Points and Connectors
Table 3 lists the test point functions.
Table 3. Test Point Functions
TEST POINT NAME DESCRIPTION
TP1 VIN VIN+ measurement point
TP2 GND VIN– measurement point
TP3 IMON IMON signal
TP4 TSEN TSEN signal
TP5 AGND Analog Ground
TP6 V3R3 Internal 3.3-V LDO output measurement point
TP7 VREF Internal reference voltage measurement point
TP8 5V_CON 5-V controller power input measurement point
TP9 ISUM ISUM signal
TP10 RESET# RESET signal
TP11 COMP COMP signal
TP12 P_CLK PMBus clock signal
TP13 P_ALERT# PMBus alert signal
TP14 P_DIO PMBus digital I/O signal
TP15 VR_RDY VR_RDY signal
TP16 VR_FAULT# VR_FAULT signal
TP17 VR_HOT# VR_HOT signal
TP18 PWM1 PWM signal of Phase 1
TP19 PWM2 PWM signal of Phase 2
TP20 PWM3 PWM signal of Phase 3
TP21 PWM4 PWM signal of Phase 4
TP22 CSP1 Current sense signal of Phase 1
TP23 CSP2 Current sense signal of Phase 2
TP24 CSP3 Current sense signal of Phase 3
TP25 CSP4 Current sense signal of Phase 4
TP26 VOUT VOUT+ measurement point
TP27 GND VOUT– measurement point
TP28 ENABLE ENABLE signal
TP29 5VIN 5VIN+ measurement point
TP30 GND 5VIN– measurement point
TP31 1_8V_LDO 1.8-V external LDO output measurement point
TP32 3_3V_LDO 3.3-V external LDO output measurement point
Table 4 lists the EVM connector functions.
Table 4. Connector Functions
Connector TYPE DESCRIPTION
J1 CB35-36-CY VIN+ connector
J2 CB35-36-CY VIN– connector
J3 TSW-102-07-
G-D Choose NVM or pin strap
J4 TSW-105-07-
G-D PMBus connector
J5 TSW-102-07-
G-S Reset

Test Setup www.ti.com
12 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Table 4. Connector Functions (continued)
Connector TYPE DESCRIPTION
J6 TSW-103-07-
G-S Choose PMBus pull up voltage(1.8V or 3.3V)
J7 TSW-102-07-
G-S VOUT connector for bode plot measurement
J8 TSW-102-07-
G-S VOUT connector for bode plot measurement
J9 TSW-102-07-
G-S VOUT measurement connector
J10 CB35-36-CY VOUT+ connector
J11 CB35-36-CY VOUT+ connector
J12 CB35-36-CY VOUT- connector
J13 CB35-36-CY VOUT- connector
J14 ED555/2DS 5VIN connector

www.ti.com EVM Configuration Using the Fusion GUI
13
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
5 EVM Configuration Using the Fusion GUI
The controller on this EVM leaves the factory pre-configured. Table 5 lists some key factory configuration
parameters from the configuration file.
Table 5. Key Factory Configuration Parameters
CMD NAME CMDCODEHEX ENCODEDHEX DECODED COMMENTS
VIN UVLO 0xE0 0x01 7.25 V Input voltage turn on threshold
IOUT_OC_FAULT_LIMIT 0x46 0x0096 150.00 A OC fault level
IOUT_OC_WARN_LIMIT 0x4A 0x0078 120.0 A OC warning level
ON_OFF_CONFIG 0x02 0x17 Control Pin only Power is converted when the control
pin is active
OT_FAULT_LIMIT 0x4F 0x007D 125 °C OT fault level
OT_WARN_LIMIT 0x51 0x005F 95 °C OT warn level
Max Num Phases 0xE4 0x03 4 Phase phase numbers
SWITCHING FREQUENCY 0xDC 0x20 500kHz switching frequency
VBOOT 0xDB 0x97 1.000V VBOOT voltage
To configure the EVM with other than the factory settings shown in Table 5, use the TI Fusion Digital
Power Designer software for reconfiguration. Be sure to apply the 5VIN input voltage to the EVM prior to
launching the software. This sequence ensures that the controller and GUI recognize each other.
5.1 Configuration Procedure
1. Adjust the input supply 5VIN to provide 5 VDC, current limited to 1 A.
2. Apply the input power source VIN to the EVM. Refer to Figure 8 and Figure 9 for connections and test
setup.
3. Launch the Fusion GUI software. Refer to the screenshots in Section 10 for more information.
4. Configure the EVM operating parameters as desired.
6 Test Procedure
6.1 Line/Load Regulation and Efficiency Measurement Procedure
1. Set up EVM as described in Figure 8.
2. Ensure the electronic load is set to draw 0 Adc.
3. Increase 5VIN from 0 V to 5 V.
4. Increase VIN from 0 V to 12 V.
5. Put switch S1 to ON position.
6. Turn on the external fan if necessary.
7. Vary the load from 0 Adc to 120 Adc. Ensure VOUT remains in regulation as defined in Table 1.
8. Vary VIN from 8 V to 14 V. Ensure VOUT remains in regulation as defined in Table 1.
9. Decrease the load to 0 A.
10. Put switch S1 to OFF position.
11. Decrease VIN to 0 V.
12. Decrease 5VIN to 0 V.
13. Shut down the external fan if in use.

Test Procedure www.ti.com
14 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
6.2 Control Loop Gain and Phase Measurement Procedure
The PWR710 EVM includes a 0-Ωseries resistor R64 in the feedback loop. This resistor value can be
changed to 10 Ωand then be used for loop response analysis, which is accessible at the connector J7
and J8. These two connectors should be used during loop response measurements as the injection points
for the loop perturbation. See short description below in Table 6.
Table 6. Test Points for Loop Response Measurements
TEST POINT NODE DESCRIPTION COMMENT
J8+ INPUT Input to feedback of VOUT The amplitude of the perturbation at this
node should be limited to less than 100 mV.
J7+ OUTPUT Resulting output of VOUT Bode can be measured by a network
analyzer as J7+ / J8+.
6.2.1 Procedure
1. Set up EVM as described in Figure 8.
2. Connect the network analyzer isolation transformer from J8+ to J7+.
3. Connect the input signal measurement probe to J8+.
4. Connect output signal measurement probe to J7+.
5. Connect the ground leads of both probe channels to J7– or J8–.
6. On the network analyzer, measure the Bode as J7+ / J8+ (Out / In).
7. Disconnect the isolation transformer from the bode plot test points and change the resistor R64 back to
0Ωbefore making other measurements, because the signal injection into the feedback loop may
interfere with the accuracy of other measurements.
6.3 Efficiency
In order to measure the efficiency of the power train on the EVM, it is important to measure the voltages at
the correct location. This is necessary because otherwise the measurements will include losses that are
not related to the power train itself. Losses incurred by the voltage drop in the copper traces and in the
input and output connectors are not related to the efficiency of the power train, and they should not be
included in efficiency measurements.
Input current can be measured at any point in the input wires, and output current can be measured
anywhere in the output wires of the output being measured.
Figure 10 shows the measurement points for input voltage and output voltage. Using these measurement
points results in efficiency measurements that do not include losses due to the connectors and PCB
traces.

www.ti.com Test Procedure
15
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 10. Test Setup for Efficiency Measurement
6.4 Equipment Turn-on and Shutdown
6.4.1 Turn-on Sequence
1. Turn on input power supply 5VIN.
2. Turn on input power supply VIN and increase VIN above 8 V.
3. Switch S1 to ‘ON’ position.
4. Adjust load current as desired.
5. Turn on the external fan if necessary.
6.4.2 Shutdown Sequence
1. Reduce the load current to 0 A.
2. Switch S1 to ‘OFF’ position.
3. Reduce input voltage to 0 V and shut down input power supply VIN.
4. Shut down input power supply 5VIN.
5. Shut down the external FAN if in use.

Frequency (Hz)
Gain (dB)
Phase (°)
1000 10000 100000 1000000
-100 -200
-80 -160
-60 -120
-40 -80
-20 -40
0 0
20 40
40 80
60 120
80 160
100 200
D001D008D002
Gain
Phase
Output Current (A)
Efficiency (%)
0 10 20 30 40 50 60 70 80 90 100 110 120
50
55
60
65
70
75
80
85
90
95
100
D001
VIN = 8 V
VIN = 12 V
VIN = 14 V
Output Current (A)
Output Voltage (V)
0 10 20 30 40 50 60 70 80 90 100 110 120
0.9985
0.99875
0.999
0.99925
0.9995
0.99975
1
D001
VIN = 8 V
VIN = 12 V
VIN = 14 V
Performance Data and Typical Characteristic Curves www.ti.com
16 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
7 Performance Data and Typical Characteristic Curves
Figure 11 through Figure 13 show the typical performance curves for the PWR710-EVM.
Figure 11. Efficiency of Output vs Line and Load (VOUT =
1.0 V) Figure 12. Load Regulation (VOUT = 1.0 V)
Figure 13. Bode Plot (VIN= 12 V, VOUT = 1.0 V, IOUT = 120A)

www.ti.com Performance Data and Typical Characteristic Curves
17
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 14 through Figure 19 show the waveforms for the PWR710-EVM.
VIN = 12 V, VOUT = 1.0 V VIN = 12 V, VOUT = 1.0 V
Figure 14. Transient Response (Load Step 0 A to 40 A,
5A/us Slew Rate) Figure 15. Transient Response (Load Step 40 A to 0 A, 5A/us Slew Rate)
VIN = 12 V, VOUT = 1.0 V VIN = 12 V, VOUT = 1.0 V, IOUT = 120 A
Figure 16. Transient Response (Load Step 0 A to 40 A to
0A, 5A/us Slew Rate) Figure 17. Output Ripple

Performance Data and Typical Characteristic Curves www.ti.com
18 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
VIN = 12 V, VOUT = 1.0 V, IOUT = 0 A VIN = 12 V, VOUT = 1 V, IOUT = 6 A
Figure 18. Enable Startup Figure 19. Enable Shutdown

www.ti.com EVM Assembly Drawing and PCB Layout
19
SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
8 EVM Assembly Drawing and PCB Layout
Figure 20 through Figure 29 show the design of the PWR710 EVM printed circuit board.
Figure 20. Top Layer Assembly Drawing (Top View) Figure 21. Bottom Layer Assembly Drawing (Bottom View)
Figure 22. Top Copper (Top View) Figure 23. Internal Layer 1 (Top View)

EVM Assembly Drawing and PCB Layout www.ti.com
20 SLUUBA9A–June 2015–Revised February 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Using the TPS53647: PWR710-EVM, 4-Phase, D-CAP+ Step-Down, DC-DC
Analog with PMBus Interface
Figure 24. Internal Layer 2 (Top View) Figure 25. Internal Layer 3 (Top View)
Figure 26. Internal Layer 4 (Top View) Figure 27. Internal Layer 5 (Top View)