Alinx KINTEX-7 FPGA User manual

KINTEX-7 FPGA
Development Board
AV7K300
User Manual

KINTEX-7 FPGA Development Board AV7K300 User Manual
2 / 45
Amazon Store: https://www.amazon.com/alinx
Version Record
Version
Date
Release By
Description
Rev 1.0
2021-01-22
Rachel Zhou
First Release

KINTEX-7 FPGA Development Board AV7K300 User Manual
3 / 45
Amazon Store: https://www.amazon.com/alinx
Table of Contents
Version Record.......................................................................................................2
Part 1: FPGA Development Board Introduction............................................... 5
Part 2: AC7K325 Core Board.............................................................................. 8
Part 2.1: AC7K325 Core Board Introduction............................................ 8
Part 2.2: FPGA Chip......................................................................................9
Part 2.3:DDR3 DRAM.................................................................................10
Part 2.4: QSPI Flash...................................................................................14
Part 2.5: Clock configuration..................................................................... 16
Part 2.5.1: 200Mhz system clock source........................................16
Part 2.5.2: GTX Reference Clock.....................................................17
Part 2.6: LED Light......................................................................................18
Part 2.7: Power Supply...............................................................................19
Part 2.8: Size Dimension........................................................................... 22
Part 2.9: Board-to-Board Pin Definition...................................................22
Part 3: Carrier Board...........................................................................................31
Part 3.1: Carrier Board Introduction.........................................................31
Part 3.2: SFP Interface...............................................................................31
Part 3.3.: PCIe Card Slot........................................................................... 33
Part 3.4: SDI Output Interface...................................................................35
Part 3.5: SDI Input Interface......................................................................37
Part 3.6: USB to Serial Port.......................................................................38
Part 3.7: SD Card Slot................................................................................38
Part 3.9: 40-Pin Expansion Port............................................................... 39
Part 3.9: Keys and LEDs............................................................................41
Part 3.10: JTAG debug port.......................................................................43
Part 3.11: Power Supply.............................................................................43
Part 3.12: Size Dimension......................................................................... 45

KINTEX-7 FPGA Development Board AV7K300 User Manual
4 / 45
Amazon Store: https://www.amazon.com/alinx
The AV7K300 FPGA development board, it is the XILINX KINTEX-7 FPGA
development platform.
The AV7K300 FPGA development platform uses XILINX's KINTEX-7 chip
XC7K325 solution. The FPGA development board mounts four pieces of
512MB high-speed DDR3 SDRAM chips, and a 128Mb QSPI FLASH chip.
In the design of expansion board, we have extended a wealth of interfaces
for users, such as 1 PCIex8 interface, 4 SFP interface, 2 SDI Output Interface,
2 SDI Input Interface,1 UART serial port, 1 SD card slot, 2 40-pin expansion
ports. It meets users' requirements for high-speed data exchange, data storage,
video transmission processing and industrial control. It is a "professional"
FPGA development platform, for high-speed data transmission and exchange,
pre-verification and post-application of data processing is possible. This
product is very suitable for students, engineers and other groups engaged in
KINTEX-7FPGA development.

KINTEX-7 FPGA Development Board AV7K300 User Manual
5 / 45
Amazon Store: https://www.amazon.com/alinx
Part 1: FPGA Development Board Introduction
The entire structure of the development board is designed by inheriting our
usual core board + expansion board model. Use high-speed inter-board
connectors to connect between the core board and the expansion board.
The core board is the smallest system mainly composed of XC7K325 + 4
DDR3 + QSPI FLASH. Adopt Xilinx's KINTEX-7 series chip, model
XC7K325TFFG900. Four DDR3 memory chips are connected to the HP port of
the FPGA chip. Each DDR3 has a capacity of up to 512M bytes, forming a
64-bit data bandwidth. A 128Mb QSPI FLASH is used to statically store the
configuration file of the FPGA chip or other user data.
The carrier board expands a wealth of peripheral interfaces for the core
board, including 1 PCIex8 interface, 4 SFP interfaces, 2 SDI Output interface, 2
SDI Input interface, 2 40-pin expansion interface and some keys LEDs.
Figure 1-1: The Schematic Diagram of the AV7K300

KINTEX-7 FPGA Development Board AV7K300 User Manual
6 / 45
Amazon Store: https://www.amazon.com/alinx
Through this diagram, you can see the interfaces and functions that the
AV7K300 FPGA Development Board contains:
FPGA Core Board
The smallest system consisting of XC7K325 + 4 DDR3 + QSPI FLASH,
there are two crystal oscillators to provide the clock, a single-ended
200MHz crystal oscillator provides the DDR control reference clock of
the FPGA logic, and the other differential 125MHz crystal oscillator
provides the GTX transceiver reference clock.
PCIe x8 interface
It supports the PCI Express 2.0 standard, provides a standard PCIe x8
high-speed data transmission interface, and the single-channel
communication rate can be as high as 5GBaud.
4 SFP interfaces
The four high-speed transceivers of the GTX transceiver of the FPGA
are connected to the transmission and reception of four optical modules
to realize four high-speed optical fiber communication interfaces. Each
fiber optic data communication receives and transmits at speeds of up
to 10 Gb/s.
SDI Video Output
2 channels of SDI video output interface, used SEMTECH's GV8500
SDI driver chip, which supports different formats of data output HDcctv
1.0, HD-SDI (ST 292), 3G_SDI (ST-424) and SD_SDI (ST259).
SDI Video Input
2 channels of SDI video input interface, used SEMTECH's GV8601 SDI
equalizer chip, which supports different formats of data input HDcctv 1.0,
HD-SDI (ST 292), 3G_SDI (ST-424) and SD_SDI (ST259). The input
interface is adaptive to video reception at three rates.
USB Uart Interface

KINTEX-7 FPGA Development Board AV7K300 User Manual
7 / 45
Amazon Store: https://www.amazon.com/alinx
1 Uart to USB interface, used for communication with computer,
convenient for users to debug. The serial port chip adopts Silicon Labs
CP2102GM USB-UART chip, and the USB interface adopts MINI USB
interface.
Micro SD slot
1 Micro SD card slot, used to store operating system image and file
system.
40-pin expansion port
Two 40-pin 0.1 spacing pitch expansion port can be connected to
various ALINX modules (binocular camera, TFT LCD screen,
high-speed AD module, etc.). Expansion ports include 1 5V power
supply, 2 3.3V power supplies, 3 ground, and 34 IO ports.
JTAG Interface
A 10-pin 0.1 spacing standard JTAG ports for FPGA program download
and debugging. Users can debug and download FPGA through XILINX
down loader.
LED Light
7 LEDs, 2 LEDs on the core board and 7 LEDs on the carrier board. 1
power indicator on the core board; 1 DONE configuration indicator.
There are 1 power indicator light, 4 user indicator lights and 2 serial
port indicator lights on the carrier board.
Key
4 user keys on the carrier board

KINTEX-7 FPGA Development Board AV7K300 User Manual
8 / 45
Amazon Store: https://www.amazon.com/alinx
Part 2: AC7K325 Core Board
Part 2.1: AC7K325 Core Board Introduction
AC7K325 (core board model, the same below) core board, FPGA chip is
based on XC7K325TFFG900 of XILINX company XC7K325 series. The core
board uses 4 Micron 512MB DDR3 chips MT41J256M16HA-125, with a total
capacity of 2GB. In addition, a 128MBit QSPI FLASH is also integrated on the
core board, which is used to start storage configuration and system files.
The 4 board-to-board connectors of this core board extend 276 IOs, of
which the level of 92 IOs of BANK17 and BANK18 can be modified by replacing
the LDO chip on the core board to meet the requirements of users without level
interfaces. In addition, the core board has also expanded 16 pairs of
high-speed transceiver GTX interfaces. For users who need a lot of IO, this
core board will be a good choice. Moreover, in the IO connection part, the
wiring between the FPGA chip and the interface has been processed with
equal length and differential processing, and the size of the core board is only
80*60 (mm), which is very suitable for secondary development.
Figure 2-1-1: AC7K325 Core Board

KINTEX-7 FPGA Development Board AV7K300 User Manual
9 / 45
Amazon Store: https://www.amazon.com/alinx
Part 2.2: FPGA Chip
The FPGA development board uses Xilinx's KINTEX-7 FPGA chip, model
number XC7K325T-2FFG900I. The speed class is 2 and the temperature class
is industrial. This model is a FGG900 package with 900 pins and a 1.0mm pitch.
The chip naming rules for Xilinx KINTEX-7 FPGA are shown in Figure 2-2-1
below:
Figure 2-2-1: The Specific Chip Model Definition of KINTEX-7 Series
Figure 2-2-2: FPGA chip XC7K325T on board
The main parameters of the FPGA chip XC7K325T are as follows
Name
Specific parameters
Logic Cells
326,080
Slices
50,950
CLB flip-flops
407,600

KINTEX-7 FPGA Development Board AV7K300 User Manual
10 / 45
Amazon Store: https://www.amazon.com/alinx
Block RAM（kb）
16,020
DSP48 Slices
840
PCIe Gen2
1
XADC
12bit, 1Mbps AD
GTP Transceiver
16，12.5Gb/s max
Speed Grade
-2
Temperature Grade
Industrial
Part 2.3:DDR3 DRAM
The AC7K325 FPGA core board is equipped with four 512MB DDR3 chips,
model MT41K256M16HA-125 (Compatible with MT41J256M16HA-125). Four
DDR3 SDRAMs form a 64-bit bus width. Because four DDR3 chips are
connected to the HP port of the FPGA, the DDR3 SDRAM can run at speeds
up to 800MHz (data rate 1600Mbps), and four DDR3 memory systems are
directly connected to the BANK32, BANK33, and BANK34 interfaces of the
FPGA. The specific configuration of DDR3 SDRAM is shown in Table 2-3-1.
Bit Number
Chip Model
Capacity
Factory
U3,U4,U6,U7
MT41K256M16HA-125
Or
MT41J256M16HA-125
256M x 16bit
Micron
Table 2-3-1: DDR3 SDRAM Configuration
The hardware design of DDR3 requires strict consideration of signal
integrity. We have fully considered the matching resistor/terminal resistance,
trace impedance control, and trace length control in circuit design and PCB
design to ensure high-speed and stable operation of DDR3. The hardware
connection between FPGA and DDR3 DRAM is shown in Figure 2-3-1

KINTEX-7 FPGA Development Board AV7K300 User Manual
11 / 45
Amazon Store: https://www.amazon.com/alinx
Figure 2-3-1: The DDR3 DRAM Schematic
4 DDR3 DRAM pin assignments:
Signal Name
FPGA Pin Name
FPGA Pin
DDR3_D0
IO_L13P_T2_MRCC_32
AD18
DDR3_D1
IO_L16N_T2_32
AB18
DDR3_D2
IO_L14P_T2_SRCC_32
AD17
DDR3_D3
IO_L17P_T2_32
AB19
DDR3_D4
IO_L14N_T2_SRCC_32
AD16
DDR3_D5
IO_L17N_T2_32
AC19
DDR3_D6
IO_L13N_T2_MRCC_32
AE18
DDR3_D7
IO_L18P_T2_32
AB17
DDR3_D8
IO_L8P_T1_32
AG19
DDR3_D9
IO_L7N_T1_32
AK19
DDR3_D10
IO_L10P_T1_32
AD19
DDR3_D11
IO_L7P_T1_32
AJ19
DDR3_D12
IO_L11P_T1_SRCC_32
AF18
DDR3_D13
IO_L8N_T1_32
AH19

KINTEX-7 FPGA Development Board AV7K300 User Manual
12 / 45
Amazon Store: https://www.amazon.com/alinx
DDR3_D14
IO_L10N_T1_32
AE19
DDR3_D15
IO_L11N_T1_SRCC_32
AG18
DDR3_D16
IO_L1N_T0_32
AK15
DDR3_D17
IO_L5N_T0_32
AJ17
DDR3_D18
IO_L2N_T0_32
AH15
DDR3_D19
IO_L4P_T0_32
AF15
DDR3_D20
IO_L4N_T0_32
AG14
DDR3_D21
IO_L5P_T0_32
AH17
DDR3_D22
IO_L2P_T0_32
AG15
DDR3_D23
IO_L1P_T0_32
AK16
DDR3_D24
IO_L19P_T3_32
AE15
DDR3_D25
IO_L24P_T3_32
Y16
DDR3_D26
IO_L22P_T3_32
AC14
DDR3_D27
IO_L20P_T3_32
AA15
DDR3_D28
IO_L23P_T3_32
AA17
DDR3_D29
IO_L22N_T3_32
AD14
DDR3_D30
IO_L23N_T3_32
AA16
DDR3_D31
IO_L20N_T3_32
AB15
DDR3_D32
IO_L22N_T3_34
AK6
DDR3_D33
IO_L23P_T3_34
AJ8
DDR3_D34
IO_L22P_T3_34
AJ6
DDR3_D35
IO_L19P_T3_34
AF8
DDR3_D36
IO_L24N_T3_34
AK4
DDR3_D37
IO_L23N_T3_34
AK8
DDR3_D38
IO_L24P_T3_34
AK5
DDR3_D39
IO_L20N_T3_34
AG7
DDR3_D40
IO_L10P_T1_34
AE4
DDR3_D41
IO_L8N_T1_34
AF1
DDR3_D42
IO_L11P_T1_SRCC_34
AE5
DDR3_D43
IO_L8P_T1_34
AE1
DDR3_D44
IO_L12P_T1_MRCC_34
AF6
DDR3_D45
IO_L10N_T1_34
AE3
DDR3_D46
IO_L11N_T1_SRCC_34
AF5
DDR3_D47
IO_L7N_T1_34
AF2
DDR3_D48
IO_L13P_T2_MRCC_34
AH4
DDR3_D49
IO_L16N_T2_34
AJ2

KINTEX-7 FPGA Development Board AV7K300 User Manual
13 / 45
Amazon Store: https://www.amazon.com/alinx
DDR3_D50
IO_L14N_T2_SRCC_34
AH5
DDR3_D51
IO_L13N_T2_MRCC_34
AJ4
DDR3_D52
IO_L16P_T2_34
AH2
DDR3_D53
IO_L17N_T2_34
AK1
DDR3_D54
IO_L14P_T2_SRCC_34
AH6
DDR3_D55
IO_L17P_T2_34
AJ1
DDR3_D56
IO_L2P_T0_34
AC2
DDR3_D57
IO_L4P_T0_34
AC5
DDR3_D58
IO_L1N_T0_34
AD3
DDR3_D59
IO_L6P_T0_34
AC7
DDR3_D60
IO_L5N_T0_34
AE6
DDR3_D61
IO_L5P_T0_34
AD6
DDR3_D62
IO_L2N_T0_34
AC1
DDR3_D63
IO_L4N_T0_34
AC4
DDR3_DM0
IO_L16P_T2_32
AA18
DDR3_DM1
IO_L12P_T1_MRCC_32
AF17
DDR3_DM2
IO_L6P_T0_32
AE16
DDR3_DM3
IO_L24N_T3_32
Y15
DDR3_DM4
IO_L20P_T3_34
AF7
DDR3_DM5
IO_L7P_T1_34
AF3
DDR3_DM6
IO_L18P_T2_34
AJ3
DDR3_DM7
IO_L1P_T0_34
AD4
DDR3_DQS0_P
IO_L15P_T2_DQS_32
Y19
DDR3_DQS0_N
IO_L15N_T2_DQS_32
Y18
DDR3_DQS1_P
IO_L9P_T1_DQS_32
AJ18
DDR3_DQS1_N
IO_L9N_T1_DQS_32
AK18
DDR3_DQS2_P
IO_L3P_T0_DQS_32
AH16
DDR3_DQS2_N
IO_L3N_T0_DQS_32
AJ16
DDR3_DQS3_P
IO_L21P_T3_DQS_32
AC16
DDR3_DQS3_N
IO_L21N_T3_DQS_32
AC15
DDR3_DQS4_P
IO_L21P_T3_DQS_34
AH7
DDR3_DQS4_N
IO_L21N_T3_DQS_34
AJ7
DDR3_DQS5_P
IO_L9P_T1_DQS_34
AG4
DDR3_DQS5_N
IO_L9N_T1_DQS_34
AG3
DDR3_DQS6_P
IO_L15P_T2_DQS_34
AG2
DDR3_DQS6_N
IO_L15N_T2_DQS_34
AH1

KINTEX-7 FPGA Development Board AV7K300 User Manual
14 / 45
Amazon Store: https://www.amazon.com/alinx
DDR3_DQS7_P
IO_L3P_T0_DQS_34
AD2
DDR3_DQS7_N
IO_L3N_T0_DQS_34
AD1
DDR3_A0
IO_L1P_T0_33
AA12
DDR3_A1
IO_L1N_T0_33
AB12
DDR3_A2
IO_L2P_T0_33
AA8
DDR3_A3
IO_L2N_T0_33
AB8
DDR3_A4
IO_L3P_T0_DQS_33
AB9
DDR3_A5
IO_L3N_T0_DQS_33
AC9
DDR3_A6
IO_L6N_T0_VREF_33
AB13
DDR3_A7
IO_L4N_T0_33
Y10
DDR3_A8
IO_L5P_T0_33
AA11
DDR3_A9
IO_L5N_T0_33
AA10
DDR3_A10
IO_L6P_T0_33
AA13
DDR3_A11
IO_L8P_T1_33
AD8
DDR3_A12
IO_L7P_T1_33
AB10
DDR3_A13
IO_L7N_T1_33
AC10
DDR3_A14
IO_L15P_T2_DQS_33
AJ9
DDR3_BA0
IO_L8N_T1_33
AE8
DDR3_BA1
IO_L9P_T1_DQS_33
AC12
DDR3_BA2
IO_L9N_T1_DQS_33
AC11
DDR3_WE
IO_L10P_T1_33
AD9
DDR3_RAS
IO_L10N_T1_33
AE9
DDR3_CAS
IO_L11P_T1_SRCC_33
AE11
DDR3_S0
IO_L11N_T1_SRCC_33
AF11
DDR3_CKE0
IO_L12P_T1_MRCC_33
AD12
DDR3_ODT
IO_L12N_T1_MRCC_33
AD11
DDR3_CLK0_P
IO_L13P_T2_MRCC_33
AG10
DDR3_CLK0_N
IO_L13N_T2_MRCC_33
AH10
DDR3_RESET
IO_L4P_T0_33
Y11
Part 2.4: QSPI Flash
The AC7K325 FPGA core board is equipped with one128MBit Quad-SPI
FLASH, and the model is N25Q128, which uses the 3.3V CMOS voltage
standard. Due to the non-volatile nature of QSPI FLASH, it can store FPGA

KINTEX-7 FPGA Development Board AV7K300 User Manual
15 / 45
Amazon Store: https://www.amazon.com/alinx
configuration Bin files and other user data files in use. The specific models and
related parameters of QSPI FLASH are shown in Table 2-4-1.
Position
Model
Capacity
Factory
U14
N25Q128
128M Bit
Numonyx
Table 2-4-1: QSPI FLASH Specification
QSPI FLASH is connected to the dedicated pins of BANK0 and BANK14 of
the FPGA chip. The clock pin is connected to CCLK0 of BANK0, and other data
and chip select signals are connected to D00~D03 and FCS pins of BANK14
respectively. Figure 2-4-1 shows the hardware connection of QSPI Flash.
Figure 2-4-1: QSPI Flash Schematic
QSPI Flash pin assignments:
Signal Name
FPGA Pin Name
FPGA Pin Number
FPGA_CCLK
CCLK_0
B10
FLASH_CE_B
IO_L6P_T0_FCS_B_14
U19
FLASH_D0
IO_L1P_T0_D00_MOSI_14
P24
FLASH_D1
IO_L1N_T0_D01_DIN_14
R25
FLASH_D2
IO_L2P_T0_D02_14
R20
FLASH_D3
IO_L2N_T0_D03_14
R21

KINTEX-7 FPGA Development Board AV7K300 User Manual
16 / 45
Amazon Store: https://www.amazon.com/alinx
Part 2.5: Clock configuration
The core board provides 200Mhz and 125Mhz differential active clocks for
the FPGA system. Provide differential clock sources for FPGA logic part and
high-speed transceiver GTX part respectively. The schematic diagram of the
clock circuit design is shown in Figure 2-5-1:
Figure 2-5-1: Clock Source in the Core Board
Part 2.5.1: 200Mhz system clock source
The FPGA core board provides a differential 200MHz FPGA system clock
source for the reference clock of the DDR3 controller. The crystal oscillator
output is connected to the global clock (MRCC) of FPGA BANK33. This global
clock can be used to drive the DDR3 controller and user logic circuits in the
FPGA. The schematic diagram of this clock source is shown in Figure 2-5-2

KINTEX-7 FPGA Development Board AV7K300 User Manual
17 / 45
Amazon Store: https://www.amazon.com/alinx
Figure 2-5-2: 200Mhz System Clock Source Schematic
System Clock pin assignments:
Signal Name
FPGA Pin
SYS_CLK_P
AE10
SYS_CLK_N
AF10
Part 2.5.2: GTX Reference Clock
The AC7K325 core board provides a 125Mhz reference clock for the GTX
transceiver. The reference clock is connected to the reference clock input
REFCLK1P/REFCLK1N of BANK117. The schematic of this clock source is
shown in Figure 2-5-3

KINTEX-7 FPGA Development Board AV7K300 User Manual
18 / 45
Amazon Store: https://www.amazon.com/alinx
Figure 2-5-3: GTX Clock Source
GTX Clock Source FPGA pin assignments:
Signal Name
FPGA Pin
BANK117_CLK1_P
J8
BANK117_CLK1_N
J7
Part 2.6: LED Light
There are 2 red LED lights on the AC7K325 core board, one of which is
the power indicator (PWR) and the other is the configuration LED (DONE). The
power indicator will light up; after the FPGA configuration program, the
configuration LED light will light up. The schematic diagram of LED light
hardware connection is shown in Figure 2-6-1:

KINTEX-7 FPGA Development Board AV7K300 User Manual
19 / 45
Amazon Store: https://www.amazon.com/alinx
Figure 2-6-1: LED in core board Schematic
Part 2.7: Power Supply
The AC7K325 core board power supply voltage is DC5V, which is powered
by the carrier board. The core board power supply schematic is show as Figure
2-7-1.

KINTEX-7 FPGA Development Board AV7K300 User Manual
20 / 45
Amazon Store: https://www.amazon.com/alinx
Figure 2-7-1: Power Supply Design Diagram
+5V generates +1.0V FPGA core power through the DCDC power chip
EM2130L01QI. The output current of EM2130 is up to 20A, which meets the
current demand of the core voltage. The +5V power supply then generates
+1.5V, +3.3V, MGT_1.5V and +1.5V four-way power supply through the DCDC