Lattice Semiconductor ispMACH 4256V User manual

ispMACH®4256V Breakout Board Evaluation Kit User Guide
EB104 Version 1.0, December 2015

2
ispMACH 4256V Breakout Board Evaluation Kit
Introduction
Thank you for choosing the Lattice Semiconductor ispMACH®4256V Breakout Board Evaluation Kit!
This user guide describes how to start using the ispMACH 4256V Breakout Board, an easy-to-use platform for
evaluating and designing with the ispMACH 4256V CPLD. Along with the board and accessories, this kit includes a
pre-loaded hardware test program. You may also reprogram the on-board ispMACH 4256V device to review your
own custom designs.
Note: Static electricity can severely shorten the lifespan of electronic components. See the Storage and Handling
section for handling and storage tips.
Features
The ispMACH 4256V Breakout Board Evaluation Kit includes:
•ispMACH 4000V Breakout Board – The board is a 3” x 3” form factor that features the following on-board com-
ponents and circuits:
— ispMACH 4256V CPLD (LC4256V-5TN144C)
— USB mini-B connector for power and programming
— Eight LEDs
— 4 x 15 prototype area
— Four 2 x 20 expansion header landings for general I/O, JTAG, and external power
— 1x8 expansion header landing for JTAG
— 3.3 V supply rails
•Pre-loaded Demo – The kit includes a pre-loaded counter design that highlights use of an external oscillator and
programmable I/Os configured for LED drive.
•USB Connector Cable – The board is powered from the USB mini-B socket when connected to a host PC. The
USB channel also provides a programming interface to the ispMACH 4256V JTAG port.
•Lattice Breakout Board Evaluation Kits Web Page – Visit www.latticesemi.com/breakoutboards for the latest
documentation (including this guide), demo designs, and drivers for the kit.
The content of this user guide includes demo operation, programming instructions, top-level functional descriptions
of the Breakout Board, descriptions of the on-board connectors, and a complete set of schematics.

3
ispMACH 4256V Breakout Board Evaluation Kit
Figure 1. ispMACH 4256V Breakout Board, Top Side
Left Side
Two 2x20 Header
Landings (J3, J4)
LED Array 4x15 Prototype Area
Right Side
Two 2x20 Header
Landings (J5, J6)
USB Interface
(J2)
JTAG Header Landing
(J1)
5 MHz
Oscillator
Storage and Handling
Static electricity can shorten the lifespan of electronic components. Please observe these tips to prevent damage
that could occur from electro-static discharge:
• Use anti-static precautions such as operating on an anti-static mat and wearing an anti-static wrist-band.
• Store the evaluation board in the packaging provided.
• Touch a metal USB housing to equalize voltage potential between you and the board.
Software Requirements
You should install the following software before you begin developing new designs for the Breakout Board:
• FTDI USB Hardware Drivers (www.latticesemi.com/breakoutboards) or Diamond Programmer (required for re-
programming)
• Optional: ispLEVER Classic 1.4 (ispMACH 4000V CPLD support)
Demonstration Design
Lattice provides a pre-programmed demo to illustrate basic operation of the ispMACH 4256V CPLD device. The
design integrates an up-counter which uses an external 5 MHz SiTIME oscillator. The design alternates to CPLD
outputs, illuminating LEDs D1, D3, D5 and D7 then LEDs D2, D4, D6 and D8.
Note: To restore the factory default demo or program it with other Lattice-supplied examples see the Download
Demo Designs section of this document.

4
ispMACH 4256V Breakout Board Evaluation Kit
The preprogrammed demonstration design is an up counter which is used to drive an LED array. The demo uses
the external 5 MHz SiTIME oscillator to run the counter. The 23-bit up counter advances each second. The output
of the counter is used to drive the LED array. The resulting light pattern will appear as an alternating pair of lit LEDs
per row.
Figure 2. Counter Demo Block Diagram
LED Array
ispMACH 4256V
Ext. 5 MHz osc. 23-bit Up counter
Run the Demonstration Design
NOTE: If you have already installed Lattice software tools, you can skip the following installation step.
WARNING: Do not connect the Breakout Board to your PC before you follow the driver installation procedure of
this section.
Communication with the Breakout Board with a PC via the USB connection cable will require the FTDI chip USB
hardware drivers contained in the Software Requirements section. Loading these drivers enables the computer to
reliably recognize and program the Breakout Board. Drivers can be loaded as part of the installation of Lattice Dia-
mond®design software or Diamond Programmer or a stand-alone package.
To load the FTDI chip USB hardware drivers as part of the Lattice Diamond installation:
1. Select Programmer Drivers in the Product Options of Lattice Diamond Setup.
2. Select FTDI Windows USB Driver or All Drivers in the LSC Drivers Install/Uninstall dialog box..
3. Click Finish to install the USB driver.
4. Connect the USB cable from a USB port on your PC to the board’s USB mini-B socket (J2). After connection is
made, a green Power LED (D9) will light indicating the board is powered on.
5. Red LEDs will light and start to flash according to the preprogrammed demonstration design.
See the Troubleshooting section of this guide if the board does not function as expected.

5
ispMACH 4256V Breakout Board Evaluation Kit
To load the FTDI chip USB hardware drivers via the stand-alone package:
1. Browse to www.latticesemi.com/breakoutboards and download the FTDI chip USB Hardware driver package.
2. Extract the FTDI chip USB Hardware driver package to your PC hard drive.
3. Connect the USB cable from a USB port on your PC to the board’s USB mini-B socket (J2). After connection is
made, a green Power LED (D9) will light indicating the board is powered on.
4. If you are prompted, “Windows may connect to Windows Update” select No, not this time from available
options and click Next to proceed with the installation. Choose the Install from specific location (Advanced)
option and click Next.
5. Search for the best driver in these locations and click the Browse button to browse to the Windows driver folder
created in the Download Windows USB Hardware Drivers section. Select the CDM 2.04.06 WHQL Certified
folder and click OK.
6. Click Next. A screen will display as Windows copies the required driver files. Windows will display a message
indicating that the installation was successful.
7. Click Finish to install the USB driver.
8. Red LEDs will light and start to flash according to the preprogrammed demonstration design.
See the Troubleshooting section of this guide if the board does not function as expected.
Download Demo Designs
A demo is preprogrammed into the Breakout Board, however over time it is likely your board will be modified. Lat-
tice distributes source and programming files for demonstration designs compatible with the Breakout Board.
To download demo designs:
1. Browse to the Lattice Breakout Board web page (www.latticesemi.com/breakoutboards). Select the ispMACH
4256V Demo Application download and save the file.
2. Extract the contents of Demo_ispMACH4256V.zip to an accessible location on your hard drive.
The demo design directory, Demo_ispMACH4256V, is unpacked.
Recompile a Demonstration Project with ispLEVER Classic
Use the procedure described below to recompile a demo project for the Breakout Board.
1. Install and license ispLEVER Classic software.
2. Run the ispLEVER Classic Project Navigator.
3. Browse to the demo design directory, Demo_ispMACH4256V, and open the Demo_ispMACH4256V.syn proj-
ect file.
4. From the Source in project window, select the target device. 
The Fit Design process appears in the Processes for current source window.
5. Select Fit Design, right-click and choose Start.
After a few moments the JEDEC programming file is output.
6. See the Programming with Lattice Diamond Programmer section for details on downloading a programming file
to the board.



6
ispMACH 4256V Breakout Board Evaluation Kit
Programming with Lattice Diamond Programmer
A demonstration design is pre-programmed into the ispMACH 4256V Breakout Board by Lattice. To restore the
Breakout Board to factory settings or load an alternative demo design, use the procedures in this section.
To install Lattice Diamond Programmer tool:
1. Install license and run Lattice Diamond Programmer software. See http://www.latticesemi.com/Prod-
ucts/DesignSoftwareAndIP/ProgrammingAndConfigurationSw/Programmer.aspx for download information.
2. Connect the board to a host PC using the USB port header connection.
3. Follow the USB Cable Interface procedure below to program the evaluation board.
The Breakout Board is equipped with a built-in USB-based programming circuit. This consists of a USB PHY and a
USB connector. When the board is connected to a PC with a USB cable, it is recognized by the ispVM System soft-
ware as a USB Download Cable. The ispMACH 4256V can then be scanned and programmed using the ispVM
System software.
To program a demo programming file:
1. Once you open Diamond Programmer tool, the first thing that it will do is detect the USB cable.
2. Click Detect Cable. The Programmer will detect the cable.
3. Make the following selections:
Cable Type: HW-USBN-2b (FTDI)
Port Setting: FTUSB-0
Click OK. If the cable is not detected, see the Troubleshooting section.
4. The Programmer automatically scans the device attached to the USB cable.
5. Once the device is detected, the LC4256V(B) option is selected by default. To choose the correct device, click
LC4256V(B) and a device drop-down menu appears. From the drop-down menu select LC4256V device.
6. From the File Name section, click the Browse button.
The Open Data File dialog appears.
7. Browse to the <Demo Dir> folder, select <Demo>.jed, and click Open. From the Operation list choose Erase,
Program, Verify and click OK.
8. Click the Program icon. When complete, PASS is displayed in the Status column.
Programming requires about 10 seconds. A small timer window will appear to show elapsed programming time. At
the end of programming, the configuration setup window should show a “PASS” in the Status column.
ispMACH 4256V Breakout Board
This section describes the features of the ispMACH 4256V Breakout Board in detail.
Overview
The ispMACH 4256V Breakout Board is a complete development platform for the ispMACH 4256V CPLD. The
board includes a prototyping area, a USB program/power port, an LED array, and header landings with electrical
connections to most of the CPLDs programmable I/O, power and JTAG pins. The board is powered by the PC’s
USB port or optionally with external power. You may create or modify CPLD program files using ispLEVER Classic
software and reprogram the board using ispVM software.

7
ispMACH 4256V Breakout Board Evaluation Kit
Figure 3. ispMACH 4256V Breakout Board Block Diagram
ispMACH4256V-5T
N144C
2 x 20 Header
Landing (J3)
LED
Array
20 GPIO
USB
Controller
USB Mini B
Socket
A/Mini-B
USB Cable JTAG
Programming 8
2 x 20 Header
Landing (J4)
35 GPIO
40 GPIO
15 GPIO
1 x 8JTAG Header
Landing (J1)
8
5 MHz
Oscillator
2 x 20 Header
Landing (J5)
2 x 20 Header
Landing (J6)
Table 1 describes the components on the board and the interfaces it supports.
Table 1. Breakout Board Components and Interfaces
Component/Interface Type Schematic Reference Description
Circuits
USB Controller Circuit U2: FT2232H USB-to-JTAG interface and dual USB UART/FIFO IC
USB Mini-B Socket I/O J1:USB_MINI_B Programming and debug interface
Components
LC4256V CPLD U4: LC4256V-5TN144C 256-macrocell CPLD packaged in a 20 mm x 20
mm, 144-pin TQFP
SiTIME5.00000M Oscillator X5: SIT8918AE-13-33E-
5.000000G SiTIME 5 MHz external SMD oscillator
Interfaces
LED Array Output D8-D1 Red LEDs
Four 2x20 header landings I/O
J3: header_2x20
J4: header_2x20
J5: header_2x20
J6: header_2x20
User-definable I/O
1 x 8 header landing I/O J1: header_1x8 Optional JTAG interface
4 x 15 prototype area J9 Prototype area 100mil centered holes
Subsystems
This section describes the principle subsystems for the ispMACH 4256V Breakout Board in alphabetical order.
Clock Sources
All clocks for the counter demonstration design originates from an external 5 MHz oscillator connected to Pin 128
of ispMACH 4256V chip. You may use an expansion header landing to drive a CPLD input with an alternate clock
source. To drive Pin 128 from header J4, disconnect X5 from the circuit by removing R23.
Expansion Header Landings
The expansion header landings provide access to user GPIOs, primary inputs, clocks, and Bank 0/1 VCCO pins of
the ispMACH 4256V. The remaining pins serve as power supplies for external connections. Each landing is config-
ured as one 2 x 20 100 mil.
Table 2. Expansion Connector Reference
Item Description
Reference Designators J3, J4, J5, J6
Part Number header_2x20

8
ispMACH 4256V Breakout Board Evaluation Kit
Table 3. Expansion Header Pin Information (J3)
Pin Number Function LC4256V Pin
1IO_C12 4
2GND n/a
3IO_C10 5
4GND n/a
5IO_C8 6
6GND n/a
7IO_C6 7
8GND n/a
9IO_C4 8
10 GND n/a
11 IO_C2 9
12 GND n/a
13 IO_D14 11
14 GND n/a
15 IO_D12 12
16 GND n/a
17 IO_D10 13
18 GND n/a
19 IO_D8 14
20 GND n/a
21 IO_D6 15
22 GND n/a
23 IO_D4 16
24 GND n/a
25 IO_IA1 17IN
26 GND n/a
27 IO_IA2 20IN
28 GND n/a
29 IO_E2 21
30 GND n/a
31 IO_E4 22
32 GND n/a
33 IO_E6 23
34 GND n/a
35 IO_E8 24
36 GND n/a
37 IO_E10 25
38 GND n/a
39 IO_E12 26
40 GND n/a

9
ispMACH 4256V Breakout Board Evaluation Kit
Table 4. Expansion Header Pin Information (J4)
Pin Number Function LC4256V Pin
1IO_F2 28
2IO_A2 130
3IO_F4 29
4IO_A4 131
5IO_F6 30
6IO_A6 132
7IO_F8 31
8IO_A8 133
9IO_F10 32
10 IO_A10 134
11 IO_F12 33
12 IO_A12 135
13 IO_G12 39
14 IO_B2 138
15 IO_G10 40
16 IO_B4 139
17 IO_G8 41
18 IO_B6 140
19 IO_G6 42
20 IO_B8 141
21 IO_G4 43
22 IO_B10 142
23 IO_G2 44
24 IO_B12 143
25 IO_IA3 38IN
26 IO_IA5 144IN
27 IO_IA4 45IN
28 GND n/a
29 IO_H12 48
30 NC n/a
31 IO_H10 49
32 GND n/a
33 IO_H8 50
34 CLK1 54CLK
35 IO_H6 51
36 GND n/a
37 IO_H4 52
38 CLK0 128CLK
39 IO_H2 53
40 GND n/a

10
ispMACH 4256V Breakout Board Evaluation Kit
Table 5. Expansion Header Pin Information (J5)
Pin Number Function LC4256V Pin
1IO_P2 125
2IO_M12 98
3IO_P4 124
4IO_M10 97
5IO_P6 123
6IO_M8 96
7IO_P8 122
8IO_M6 95
9IO_P10 121
10 IO_M4 94
11 IO_P12 120
12 IO_M2 93
13 IO_IB10 117IN
14 IO_IB8 92IN
15 IO_IB9 110IN
16 IO_IB7 89IN
17 IO_O2 116
18 IO_L4 88
19 IO_O4 115
20 IO_L6 87
21 IO_O6 114
22 IO_L8 86
23 IO_O8 113
24 IO_L10 85
25 IO_O10 112
26 IO_L12 84
27 IO_O12 111
28 IO_L14 83
29 IO_N12 105
30 IO_K2 81
31 IO_N10 104
32 IO_K4 80
33 IO_N8 103
34 IO_K6 79
35 IO_N6 102
36 IO_K8 78
37 IO_N4 101
38 IO_K10 77
39 IO_N2 100
40 IO_K12 76

11
ispMACH 4256V Breakout Board Evaluation Kit
Table 6. Expansion Header Pin Information (J6)
Pin Number Function LC4256V Pin
1VCC_3.3V VCCO_33
2GND GND
3VCC_3.3V VCCO_33
4GND GND
5VCC_3.3V VCCO_33
6GND GND
7NC NC
8GND GND
9NC NC
10 VCC_3.3V VCC_EXT
11 GND GND
12 GND GND
13 IO_J2 66
14 V_ext_B0 VCCO_EXT_0
15 IO_J4 67
16 V_ext_B1 VCCO_EXT_1
17 IO_J6 68
18 GND GND
19 IO_J8 69
20 NC NC
21 IO_J10 70
22 NC NC
23 IO_J12 71
24 NC NC
25 IO_IB6 72IN
26 NC NC
27 GND GND
28 NC NC
29 IO_I2 58
30 NC NC
31 IO_I4 59
32 GND GND
33 IO_I6 60
34 CLK3 126CLK
35 IO_I8 61
36 GND GND
37 IO_I10 62
38 CLK2 56CLK
39 IO_I12 63
40 GND GND

12
ispMACH 4256V Breakout Board Evaluation Kit
Figure 4. J3/J4 Header Landing Callout
J3 J4
4 GND
5 GND
6 GND
7 GND
8 GND
9 GND
11 GND
12 GND
13 GND
14 GND
15 GND
16 GND
17 IN GND
20 IN GND
21 GND
22 GND
23 GND
24 GND
25 GND
26 GND
J3
28 130
29 131
30 132
31 133
32 134
33 135
39 138
40 139
41 140
42 141
43 142
44 143
38 IN 144 IN
45 IN GND
48 NC
49 GND
50 54 CLK
51 GND
52 128 CLK
53 GND
J4
12 1 2
39 40 39 40
Top Side
Figure 5. J5/J6 Header Landing Callout
J3 J4
Top Side J5 J6
12 1 2
39 40 39 40
VCCO_33 GND
VCCO_33 GND
VCCO_33 GND
NC GND
NC VCC_EXT
GND GND
66 VCCO_EXT_0
67 VCCO_EXT_1
68GND
69 NC
70 NC
71 NC
72 INNC
GND NC
58NC
59 GND
60 56 CLK
61 GND
62 126 CLK
63 GND
125 98
124 97
123 96
122 95
121 94
120 93
117 IN92 IN
110 IN89 IN
116 88
115 87
114 86
113 85
112 84
111 83
105 81
104 80
103 79
102 78
101 77
100 76
J5 J6

13
ispMACH 4256V Breakout Board Evaluation Kit
Figure 6. J1 Header Landing and LED Array Callout
J1
1
J1
VCC3FT
NC
NC
35 (TCK)
2 (TDI)
107 (TDO)
74 (TMS)
GND
Top Side
5859 60 61
62 63 70 71
LED
D1
D5
8
D4
D8
ispMACH4256V-TN144 CPLD
The board features the ispMACH 4256V CPLD which is ideal for low-power, high-volume portable applications. The
on-board ispMACH 4256V is the highest capacity device of the family with 256 macrocells (equivalent to about 450
FPGA LUTs). The 144-pin TQFP package provides 96 user I/Os and 4 dedicated inputs in a 20 mm x 20 mm pack-
age. The ispMACH 4256V consumes standby current as low as 15 µA. A complete description of this device can be
found in DS1020, ispMACH 4000V/B/C/Z Family Data Sheet.
Table 7. ispMACH 4256V CPLD Interface Reference
Item Description
Reference Designator U4
Part Number LC4256V-5TN144C
Manufacturer Lattice Semiconductor
Web Site www.latticesemi.com

14
ispMACH 4256V Breakout Board Evaluation Kit
JTAG Interface Circuits
For power and programming, a FTDI chip USB UART/FIFO IC converter provides a communication interface
between a PC host and the JTAG programming chain of the Breakout Board. The USB 5 V supply is also used as a
source for the 3.3 V supply rails. A USB mini-B socket is provided for the USB connector cable.
Table 8. JTAG Interface Reference
Item Description
Reference Designator U2
Part Number FT2232HL
Manufacturer Future Technology Devices International (FTDI)
Web Site www.ftdichip.com
Table 9. JTAG Programming Pin Information
Description ispMACH 4256V Pin
Test Data Output 107:TDO
Test Data Input 2:TDI
Test Mode Select 74:TMS
Test Clock 35:TCK
LEDs
A green LED (D9) is used to indicate USB 5V power. Eight red LEDs are driven by I/O pins of the ispMACH 4256V
CPLD.
Table 10. Power and User LEDs Reference
Item Description
Reference Designators D1, D2, D3, D4, D5, D6, D7, D8, D9
Part Number LTST-C190KRKT (D1-D8)
LTST-C190KGKT (D9)
Manufacturer Lite-On It Corporation
Web Site www.liteonit.com
Power Supply
3.3 V supply rail is converted from the USB 5 V interface when the board is connected to a host PC.
Test Points
In order to check the various voltage levels used, test points are provided:
• TP1, VCC3D (VCCO Bank 0)
•TP2, VCC3D (VCCO Bank 1)
• TP3, VCC3D (VCC Core)
USB Programming and Debug Interface
The USB mini-B socket of the Breakout Board serves as the programming and debug interface.
JTAG Programming: For JTAG programming, a preprogrammed USB PHY peripheral controller is provided on the
Breakout Board to serve as the programming interface to the ispMACH 4256V CPLD.
Programming requires the ispVM System software.

15
ispMACH 4256V Breakout Board Evaluation Kit
Table 11. USB Interface Reference
Item Description
Reference Designator U2
Part Number FT2232HL
Manufacturer Future Technology Devices International (FTDI)
Web Site www.ftdichip.com
External Oscillator
A 5 MHz external oscillator is used to provide clock input to the ispMACH 4256V chip.
Table 12. External Oscillator Reference
Item Description
Reference Designator X5
Part Number SIT8918AE-13-33E-5.000000G
Manufacturer SiTIME (SIT)
Web Site www.sitime.com
Board Modifications
This section describes modifications to the board to change or add functionality.
Bypassing the USB Programming Interface
The USB programming interface circuit (section 6.2.8 USB Programming and Debug Interface) may be optionally
bypassed by removing the 0 ohm resistors: R3, R4, R7, and R9 (See Schematic Sheet 2 of 4, Appendix A. Sche-
matics). Header landing J1 provides JTAG signal access for jumper wires or a 1 x 8 pin header.
Applying External Power
The Breakout Board is powered by the circuit of Schematic Sheet 2 of 4 based on the 5 V USB power source. You
may disconnect this power source by removing the 0 ohm resistors: R47 (VCCO 3.3 V, Bank 0), R48 (VCCO 3.3 V,
Bank 1), and R53 (VCC 3.3 V, Core). Power connections are available from the expansion header landing, J6,
Schematic Sheet 3 of 4.
Measuring Bank and Core Voltages
Test points (TP1, TP2, and TP3) provide access to bank VCCO and VCC core power supplies of the ispMACH
4256V CPLD. 0 Ohm resistors: R47 (VCCO 3.3 V, Bank 0), R48 (VCCO 3.3 V, Bank 1), and R53 (VCC 3.3 V, Core)
can be removed to add a current meter inline or add a resistor shunt to measure voltage across.
Mechanical Specifications
Dimensions: 3 in. [L] x 3 in. [W] x 1/2 in. [H]
Environmental Requirements
The evaluation board must be stored between -40° C and 100° C. The recommended operating temperature is
between 0° C and 90° C.
The board can be damaged without proper anti-static handling.

16
ispMACH 4256V Breakout Board Evaluation Kit
Glossary
CPLD: Complex Programmable Logic Device
LED:Light Emitting Diode
LUT: Look-Up Table
PCB: Printed Circuit Board
RoHS: Restriction of Hazardous Substances Directive
SMD:Surface Mount Device
TQFP:Thin Quad Flat Pack
USB: Universal Serial Bus
Troubleshooting
Use the tips in this section to diagnose problems with the ispMACH 4256V Breakout Board.
LEDs Do Not Flash
If power is applied but the board does not flash according to the preprogrammed counter demonstration then it is
likely that the board has been reprogrammed with a new design. Follow the directions in the Demonstration Design
section of this document to restore the factory default.
USB Cable Not Detected
If Lattice Diamond Programmer does not recognize the USB cable even after installing the Lattice USB Port Drivers
and rebooting, the incorrect USB driver may have been installed. This usually occurs if you attach the board to your
PC prior to installing the USB driver.
To access the Troubleshooting the USB Driver Installation Guide for Diamond software and standalone Diamond
Programmer:
1. Start Diamond or Diamond Programmer and choose Help.
2. Search for USB driver or Troubleshooting, then select the Troubleshooting the USB Driver topic.
The Troubleshooting the USB Driver Installation Guide document appears in your system’s PDF file reader.
3. Follow the directions of the guide to install the Lattice USB driver.
Ordering Information
Description Ordering Part Number
China RoHS Environment-Friendly
Use Period (EFUP)
ispMACH 4256V Breakout Board Evaluation Kit LC4256V-B-EVN
Technical Support Assistance
Submit a technical support case through www.latticesemi.com/techsupport.

17
ispMACH 4256V Breakout Board Evaluation Kit
Revision History
Date Version Change Summary
December 2015 1.0 Initial release.
© 2015 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as
listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of
their respective holders. The specifications and information herein are subject to change without notice.

18
ispMACH 4256V Breakout Board Evaluation Kit
Appendix A. Schematics
Figure 7. ispMACH 4256V Breakout Board, Cover
5
5
4
4
3
3
2
2
1 1
D D CC
B B
A A
USB CON
USB to JTAG
isp MACH4000
LED ARRAY
CONNECTED HEADER CONNECTED HEADER
PROTOTYPE AREA
Resistant Tolerance: R12 1% All the rest up to 5%
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: techsu[email protected]
Board Rev
Project
24-SEP-2015
BB
41
Block Diagram
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: techsu[email protected]
Board Rev
Project
24-SEP-2015
BB
41
Block Diagram
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: techsu[email protected]
Board Rev
Project
24-SEP-2015
BB
41
Block Diagram
ispMACH4256VBreakout Board B

19
ispMACH 4256V Breakout Board Evaluation Kit
Figure 8. USBIF to JTAG
5 5
4 4
3
3
2 2
1
1
D D C C B B A A
Default
Dm Dp
FT_EECS FT_EECLK FT_EEDATA
FT_EEDATA
TMS TDI TDO TCK
TCK TDI
TDO TMS
FT_EECS FT_EECLK
VCC3FT
VBUS_5V
VCC_3.3V
VBUS_5V
VCC3D VCC3FT
VCC3FT VCC3FTVCC1_8FT
VCC3FTVCC1_8FT
VCC3FT
VCC3FT
VCC3FT
TCK (4)
TDI (4) TDO (4)
TMS (4)
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
42
USBIF to JTAG
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
42
USBIF to JTAG
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
42
USBIF to JTAG
ispMACH4256VBreakout Board B
R20 5k1
2 1
C11 22u
12
R12 12k 1%
21
C21 0.1uF
12
X1
12MHZ
1
133
G1
2G2 4
R1 1k
21
C8 0.1uF cc0402
12
R170
2
1
C18
18pF
1 2
C7 0.1uF cc0402
12
C6 0.1uF cc0402
12
C4 0.1uF
12
93LC56-SO8 U3
CS
1
CLK
2
DI
3
DO
4VSS 5
ORG 6
NU7
VCC 8
C5 0.1uF cc0402
12
R14 5k1
2 1
R90
2
1
R30
21
R40
21
R70
21
C10 10u
12
C200.1uF
12
R190
2
1
R16 5k1
2 1
D9 Green
12
C12 4u7
12
C16 10u
12
L4 600ohm 500mA
12
R115k1
2
1
R21 10k
2 1
C15 0.1uF
12
C17 0.1uF
12
FTDI High-Speed USB FT2232H
FT2232HL U2
VREGIN
50
VREGOUT
49
DM
7
DP
8
REF
6
RESET#
14
EECS
63
EECLK
62
EEDATA
61
OSCI
2
OSCO
3
TEST
13
ADBUS0 16 ADBUS1 17 ADBUS2 18 ADBUS3 19
VPHY 4
VPLL 9
VCORE 12
VCORE 37
VCORE 64
VCCIO 20
VCCIO 31
VCCIO 42
VCCIO 56
AGND
10
GND
1
GND
5
GND
11
GND
15
GND
25
GND
35
GND
47
GND
51
PWREN#60
SUSPEND# 36
ADBUS4 21 ADBUS5 22 ADBUS6 23 ADBUS7 24 ACBUS0 26 ACBUS1 27 ACBUS2 28 ACBUS3 29 ACBUS4 30 ACBUS5 32 ACBUS6 33
ACBUS7 34
BDBUS0 38 BDBUS1 39 BDBUS2 40 BDBUS3 41 BDBUS4 43 BDBUS5 44 BDBUS6 45 BDBUS7 46 BCBUS0 48 BCBUS1 52 BCBUS2 53
BCBUS3 54
BCBUS4 55 BCBUS5 57 BCBUS6 58 BCBUS7 59
R22 2k2
21
R20
2
1
J2
SKT_MINIUSB_B_RA
VCC 1
D- 2
D+ 3
ID 4
GND5
U1
NCP1117ST33
GND
1
IN
3OUT 2
TAB 4
L3
600ohm 500mA
1
2
C3 4u7
12
R15 5k1
2 1
J1
header_1x8DNI
11 22 33 44 55 66 77 88
R180
21
C13 0.1uF
12
L1
600ohm 500mA
12
C14 0.1uF
12
C9 0.1uF cc0402
12
C19 18pF
1 2

20
ispMACH 4256V Breakout Board Evaluation Kit
Figure 9. Connectors and LEDs
5 5
4
4
3
3
2 2
1
1
D D C C B B AA
4X15 PROTOTYPE AREA
LED DISPLAY ARRAY
EXTERNAL POWER PINS
LEFT SIDE HEADERS Prefix IO_ may be ommited in silk screen
RIGHT SIDE HEADERS Prefix IO_ may be ommited in silk screen
4 5 6 7 8 9 11 12 13 14 15 16 17IN 20IN 21 22 23 24 25 26
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
28 29 30 31 32 33 39 40 41 42 43 44 38IN 45IN 48 49 50 51 52 53
130 131 132 133 134 135 138 139 140 141 142 143 144IN GND NC GND 54CLK GND 128CLK GND
125 124 123 122 121 120 117IN 110IN 116 115 114 113 112 111 105 104 103 102 101 100
98 97 96 95 94 93 92IN 89IN 88 87 86 85 84 83 81 80 79 78 77 76
VCCO_33 VCCO_33 VCCO_33 NC NC GND 66 67 68 69 70 71 72IN GND 58 59 60 61 62 63
GND GND GND GND VCC_EXT GND VCCO_EXT_0 VCCO_EXT_1 GND NC NC NC NC NC NC GND 126CLK GND 56CLK GND
VCC_3.3V
VCC3D
CLK0 (4) CLK1 (4)
CLK2 (4)
CLK3 (4)
IO_C10(4)
IO_C6(4)
IO_C8(4) IO_C2(4) IO_C4(4)
IO_D12(4)
IO_D14(4)
IO_D10(4)
IO_D6(4)
IO_D8(4) IO_IA1(4) IO_D4(4)
IO_IA2(4) IO_E4(4) IO_E2(4) IO_E8(4) IO_E6(4)
IO_E12(4)
IO_E10(4)
IO_F4(4) IO_F2(4) IO_F8(4) IO_F6(4) IO_F12(4) IO_F10(4) IO_G12(4) IO_IA3(4) IO_G8(4) IO_G10(4) IO_G4(4)
IO_G6(4)
IO_IA4(4) IO_G2(4) IO_H10(4) IO_H12(4) IO_H6(4) IO_H8(4) IO_H4(4) IO_H2(4)
IO_A4 (4) IO_A2 (4) IO_A8(4) IO_A6 (4)
IO_A10 (4)
IO_A12 (4)
IO_B4 (4) IO_B2 (4) IO_B8(4) IO_B6 (4)
IO_B10 (4) IO_B12 (4)
IO_IA5 (4)
IO_C12(4)
IO_I2(4)
IO_I4(4) IO_I6(4)
IO_I8(4)
IO_I10(4) IO_I12(4)
IO_J2(4) IO_J4(4) IO_J6(4) IO_J8(4)
IO_J10(4) IO_J12(4)
IO_IB6(4)
IO_K12 (4)
IO_K10 (4) IO_K8(4) IO_K6 (4) IO_K4 (4) IO_K2 (4)
IO_L14 (4) IO_L12 (4) IO_L10 (4)
IO_L8(4)
IO_L6 (4)
IO_L4 (4)
IO_IB7 (4) IO_IB8(4) IO_M2 (4) IO_M4 (4) IO_M6 (4) IO_M8(4) IO_M10 (4)
IO_M12 (4)
IO_N2(4)
IO_N4(4) IO_N6(4)
IO_N8(4)
IO_N10(4) IO_N12(4)
IO_IB9(4)
IO_O12(4) IO_O10(4)
IO_O8(4) IO_O6(4) IO_O4(4) IO_O2(4)
IO_IB10(4)
IO_P12(4)
IO_P10(4)
IO_P8(4) IO_P6(4) IO_P4(4) IO_P2(4)
IO_I2(4) IO_I4(4) IO_I6(4) IO_I8(4)
IO_I10(4)
IO_I12(4)
IO_J12(4)
IO_J10(4)
V_ext_B0 (4) V_ext_B1 (4) V_ext_3_3v(4)
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
43
CONNECTOR and LED
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
43
CONNECTOR and LED
ispMACH4256VBreakout Board B
Date: Size Schematic Rev
ofSheet
Title
Lattice Semiconductor Applications
Email: [e-mail]
Board Rev
Project
24-SEP-2015
CB
43
CONNECTOR and LED
ispMACH4256VBreakout Board B
J4
header_2x20
DNI
1
122
3
344
5
566
7
788
9
910 10
11
11 12 12
13
13 14 14
15
15 16 16
17
17 1818
19
19 20 20
21
21 22 22
23
23 24 24
25
25 26 26
27
27 2828
29
29 30 30
31
31 32 32
33
33 34 34
35
35 36 36
37
37 3838
39
39 40 40
D7 Red
12
R46 470
2 1
R5210
2 1
D1 Red
12
J3
header_2x20
DNI
1
122
3
344
5
566
7
788
9
910 10
11
11 12 12
13
13 14 14
15
15 16 16
17
17 1818
19
19 20 20
21
21 22 22
23
23 24 24
25
25 26 26
27
27 2828
29
29 30 30
31
31 32 32
33
33 34 34
35
35 36 36
37
37 3838
39
39 40 40
D3 Red
12
R42 470
2 1
J5
header_2x20
DNI
1
122
3
344
5
566
7
788
9
910 10
11
11 12 12
13
13 14 14
15
15 16 16
17
17 1818
19
19 20 20
21
21 22 22
23
23 24 24
25
25 26 26
27
27 2828
29
29 30 30
31
31 32 32
33
33 34 34
35
35 36 36
37
37 3838
39
39 40 40
C27 0.1uF
12
J9
Proto Type Area
Proto Type Area
1
D6 Red
12
C28 0.1uF
12
R45 470
2 1
R5010
21
R4910
2 1
R44 470
2 1
D2 Red
12
D4 Red
12
C29 0.1uF
12
R40 470
2 1
R41 470
2 1
R5110
2 1
D5 Red
12
J6
header_2x20
DNI
1
122
3
344
5
566
7
788
9
910 10
11
11 12 12
13
13 14 14
15
15 16 16
17
17 1818
19
19 20 20
21
21 22 22
23
23 24 24
25
25 26 26
27
27 2828
29
29 30 30
31
31 32 32
33
33 34 34
35
35 36 36
37
37 3838
39
39 40 40
D8 Red
12
R39 470
2 1
R43 470
2 1