iWave iW-RainboW-G35D Installation manual

REL0.2
Page 1 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
iW-RainboW-G35D
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM
Development Platform
Hardware User Guide

REL0.2
Page 2 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
Document Revision History
Document Number
iW-PRGED-UM-01-R3.0-REL0.2-Hardware-ZynqMPSoC(ZU11/17/19EG)-UHS-DevKit
Revision
Date
Change Description
0.1
11th May 2021
Initial Draft Version
0.2
17th August 2021
Updated Version
PROPRIETARY NOTICE: This document contains proprietary material for the sole use of the intended recipient(s). Do not
read this document if you are not the intended recipient. Any review, use, distribution or disclosure by others is strictly
prohibited. If you are not the intended recipient (or authorized to receive for the recipient), you are hereby notified that
any disclosure, copying distribution or use of any of the information contained within this document is STRICTLY
PROHIBITED. Thank you. “iWave Systems Tech. Pvt. Ltd.”

REL0.2
Page 3 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
Disclaimer
iWave Systems reserves the right to change details in this publication including but not limited to any Product
specification without notice.
No warranty of accuracy is given concerning the contents of the information contained in this publication. To the
extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by iWave
Systems, its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or
inaccuracies in this document.
CPU and other major components used in this product may have several silicon errata associated with it. Under no
circumstances, iWave Systems shall be liable for the silicon errata and associated issues.
Trademarks
All registered trademarks, product names mentioned in this publication are the property of their respective owners
and used for identification purposes only.
Certification
iWave Systems Technologies Pvt. Ltd. is an ISO 9001:2015 Certified Company.
Warranty & RMA
Warranty support for Hardware: 1 Year from iWave or iWave's EMS partner.
For warranty terms, go through the below web link,
http://www.iwavesystems.com/support/warranty.html
For Return Merchandise Authorization (RMA), go through the below web link,
http://www.iwavesystems.com/support/rma.html
Technical Support
iWave Systems technical support team is committed to provide the best possible support for our customers so that
our Hardware and Software can be easily migrated and used.
For assistance, contact our Technical Support team at,
Email : [e-mail]
Website : www.iwavesystems.com
Address : iWave Systems Technologies Pvt. Ltd.
# 7/B, 29th Main, BTM Layout 2nd Stage,
Bangalore, Karnataka,
India –560076

REL0.2
Page 4 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
Table of Contents
1. INTRODUCTION...................................................................................................................................................8
1.1 Purpose.......................................................................................................................................................8
1.2 Overview.....................................................................................................................................................8
1.3 List of Acronyms ..........................................................................................................................................8
1.4 References.................................................................................................................................................10
2. ARCHITECTURE AND DESIGN .............................................................................................................................11
2.1 Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram.............................................11
2.2 Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Features .....................................................12
2.3 Board to Board Connectors........................................................................................................................14
2.3.1 Board to Board Connector1 ...................................................................................................................14
2.3.2 Board to Board Connector2 ...................................................................................................................15
2.3.3 Board to Board Connector3 ...................................................................................................................16
2.3.4 Board to Board Connector4 ...................................................................................................................17
2.4 PS Interface Features.................................................................................................................................18
2.4.1 PS-GTR Transceivers ..............................................................................................................................18
2.4.2 Gigabit Ethernet Port1...........................................................................................................................30
2.4.3 Gigabit Ethernet Port2...........................................................................................................................31
2.4.4 USB2.0 OTG Port....................................................................................................................................32
2.4.5 Standard SD Port ...................................................................................................................................33
2.4.6 CAN0 Header.........................................................................................................................................34
2.4.7 Debug UART ..........................................................................................................................................35
2.5 PL Interface Features.................................................................................................................................36
2.5.1 GTH High Speed Transceivers.................................................................................................................36
2.5.2 GTY High Speed Transceivers .................................................................................................................43
2.5.3 Pmod Host Port Connectors...................................................................................................................49
2.5.4 FMC HPC Connector...............................................................................................................................52
2.5.5 FMC+ HPC Connector.............................................................................................................................67
2.6 Additional Features ...................................................................................................................................88
2.6.1 Clock Synthesizers..................................................................................................................................88
2.6.2 JTAG Connector .....................................................................................................................................90
2.6.3 IO Expanders..........................................................................................................................................92
2.6.4 I2C Expander..........................................................................................................................................95
2.6.5 GPIO Header..........................................................................................................................................96
2.6.6 Power ON/OFF Switch............................................................................................................................98
2.6.7 Reset Switch ..........................................................................................................................................99
2.6.8 RTC Coin Cell Holder ............................................................................................................................100
2.6.9 12V Fan Header ...................................................................................................................................101
3. TECHNICAL SPECIFICATION..............................................................................................................................102
3.1 Power Input Requirement........................................................................................................................102
3.2 Power Output Specification .....................................................................................................................103

REL0.2
Page 5 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
3.3 Environmental Characteristics .................................................................................................................104
3.3.1 Environmental Specification.................................................................................................................104
3.3.2 RoHS Compliance.................................................................................................................................104
3.3.3 Electrostatic Discharge.........................................................................................................................104
3.4 Mechanical Characteristics ......................................................................................................................105
3.4.1 Carrier Board Mechanical Dimensions..................................................................................................105
3.4.2 Guidelines to insert the Zynq Ultrascale+ SoC SOM into Carrier Board .................................................107
3.4.3 FAN Sink Fixing procedure on SOM with Carrier Board.........................................................................108
4. ORDERING INFORMATION...............................................................................................................................109

REL0.2
Page 6 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
List of Figures
Figure 1: Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram..............................................11
Figure 2: Board to Board Connector1 ........................................................................................................................14
Figure 3: Board to Board Connector2 ........................................................................................................................15
Figure 4 Board to Board Connector3 .........................................................................................................................16
Figure 5 Board to Board Connector4 .........................................................................................................................17
Figure 6: PS-GTR External Switch Connectivity...........................................................................................................18
Figure 7: PS-GTR Lane Selection Switch.....................................................................................................................19
Figure 8: PCIe x4 Connector ......................................................................................................................................20
Figure 9: Display Port Connector...............................................................................................................................23
Figure 10: USB Type-C Connector..............................................................................................................................25
Figure 11: M.2 SATA Connector (Key M)....................................................................................................................27
Figure 12: Gigabit Ethernet Connector1 ....................................................................................................................30
Figure 13: Gigabit Ethernet Connector2 ....................................................................................................................31
Figure 14: USB OTG Connector..................................................................................................................................32
Figure 15: Standard SD Connector.............................................................................................................................33
Figure 16: CAN0 Header............................................................................................................................................34
Figure 17: Debug UART Connector ............................................................................................................................35
Figure 18: SFP+ Connector with Cage ........................................................................................................................37
Figure 19: SDI Video IN HD BNC Connector ...............................................................................................................39
Figure 20: SDI Video OUT HD BNC Connector ............................................................................................................40
Figure 21 HDMI IN Connector ...................................................................................................................................41
Figure 22 HDMI OUT Connector ................................................................................................................................42
Figure 23 QSFP28/QSFP+/QSFP+ Connector with Cage..............................................................................................43
Figure 24 FireFly Connector ......................................................................................................................................46
Figure 25: Pmod Host Port Connectors......................................................................................................................49
Figure 26: SMA Connectors.......................................................................................................................................51
Figure 27: FMC Connector.........................................................................................................................................52
Figure 28: FMC HPC Connector Pin Out.....................................................................................................................53
Figure 29: FMC+ Connector.......................................................................................................................................67
Figure 30: FMC+ HPC Connector Pin Out ...................................................................................................................68
Figure 31: JTAG Connector........................................................................................................................................90
Figure 32 I2C Tree.....................................................................................................................................................95
Figure 33: GPIO Header.............................................................................................................................................96
Figure 34: Power On/Off Switch................................................................................................................................98
Figure 35: Reset Switch.............................................................................................................................................99
Figure 36: RTC Coin Cell Holder...............................................................................................................................100
Figure 37: 12V-Fan Header......................................................................................................................................101
Figure 38: Power Jack..............................................................................................................................................102
Figure 39: Carrier board Mechanical dimension –Top View ....................................................................................105
Figure 40: Carrier board Mechanical dimension –Side View....................................................................................106
Figure 41: Zynq Ultrascale+ SoC SOM Inserting Procedure ......................................................................................107
Figure 42: Zynq Ultrascale+ SOM with Fan sink fixing procedure .............................................................................108

REL0.2
Page 7 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
List of Tables
Table 1: Acronyms & Abbreviations.............................................................................................................................8
Table 2: Terminology ................................................................................................................................................10
Table 3: PS-GTR Lane Selection Switch Setting ..........................................................................................................19
Table 4: PCIe x4 Connector Pin Assignment...............................................................................................................21
Table 5: USB TypeC Pin Assignment...........................................................................................................................26
Table 6: M.2 SATA Connector Pin Assignment...........................................................................................................28
Table 7: CAN0 Header Pin Assignment ......................................................................................................................34
Table 8: SFP+ Connector Pin Assignment...................................................................................................................38
Table 9 QSFP28/QSFP+/QSFP Connector Pin Out.......................................................................................................44
Table 10 FireFly Data Connector Pin Out ...................................................................................................................47
Table 11 FireFly Power Connector Pin Out ................................................................................................................48
Table 12: Pmod Connector1 Pin Assignment .............................................................................................................50
Table 13: Pmod Connector2 Pin Assignment .............................................................................................................50
Table 14: SMA Connector Pin Assignment.................................................................................................................51
Table 15: FMC HPC Connector Pin Assignment..........................................................................................................54
Table 16: FMC+ HPC Connector Pin Assignment........................................................................................................69
Table 17: Clock Synthesizer 1 Output Clocks..............................................................................................................88
Table 18 Clock Synthesizer 2 Output Clocks...............................................................................................................89
Table 19: JTAG Header Pin Assignment .....................................................................................................................91
Table 20 IO EXPANDER 1 Output ...............................................................................................................................92
Table 21 IO EXPANDER 2 Output ...............................................................................................................................93
Table 22 IO EXPANDER 3 Output ...............................................................................................................................94
Table 23: GPIO Header Pin Assignment .....................................................................................................................96
Table 24: 12V Fan Header Pinout ............................................................................................................................101
Table 25: Power Input Requirement........................................................................................................................102
Table 26: Power Output Specification .....................................................................................................................103
Table 27: Environmental Specification.....................................................................................................................104
Table 28: Orderable Product Part Numbers.............................................................................................................109

REL0.2
Page 8 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
1. INTRODUCTION
1.1 Purpose
The Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Development platform incorporates Zynq Ultrascale+ MPSoC
(ZU11/17/19EG) based SOM and Ultra-High-Performance Carrier board for complete validation of Zynq Ultrascale+
MPSoC (ZU11/17/19EG) functionality. This document is the Hardware User Guide for the Zynq Ultrascale+ MPSoC
(ZU11/17/19EG) Carrier Board and provides detailed information on the overall design & usage of the Carrier Board
from a Hardware Systems perspective. The details about the Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM hardware
is explained in another document “iW-RainboW-G35M-Zynq-Ultrascale+MPSoC(ZU11/17/19EG)-SOM-
HardwareUserGuide”.
1.2 Overview
iWave's Zynq Ultrascale+ MPSoC (ZU11/17/19EG) Development platform comes with Zynq Ultrascale+ MPSoC
(ZU11/17/19EG) SOM and the Ultra-High-Performance Carrier Board. The development board can be used for quick
prototyping of various applications targeted by the Zynq Ultrascale+ MPSoC (ZU11/17/19EG). With the
140mmx170mm size, carrier board is packed with all the necessary on-board connectors to validate the features of
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM.
1.3 List of Acronyms
The following acronyms will be used throughout this document.
Table 1: Acronyms & Abbreviations
Acronyms
Abbreviations
ARM
Advanced RISC Machine
B2B
Board to Board
CAN
Controller Area Network
CH
Channel
CMOS
Complementary Metal Oxide Semiconductor
DP
Display Port
FPGA
Field Programmable Gate Array
FMC
FPGA Mezzanine Card
FMC+
FPGA Mezzanine Card Plus
Gbps
Gigabits per sec
GEM
Gigabit Ethernet Controller
GPIO
General Purpose Input Output
HDMI
High Definition Multimedia Interface
HPC
High Pin Count
I2C
Inter-Integrated Circuit
IC
Integrated Circuit

REL0.2
Page 9 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
Acronyms
Abbreviations
JTAG
Joint Test Action Group
LVCMOS
Low Voltage Complementary Metal Oxide Semiconductor
LVDS
Low Voltage Differential Signal
Mbps
Megabits per sec
MHz
Mega Hertz
NC
No Connect
NPTH
Non Plated Through Hole
PCB
Printed Circuit Board
PCIe
Peripheral Component Interconnect Express
PMOD
Peripheral Module
PTH
Plated Through Hole
RGMII
Reduced Gigabit Media Independent Interface
RTC
Real Time Clock
RX
Receiver
SATA
Serial Advanced Technology Attachment
SDI
Serial Digital Interface
SDIO
Secure Digital Input Output
SDHI
SD Card Host Interface
SFP
Small Form-factor Pluggable
SOM
System On Module
TXVR
Transceiver
TX
Transmitter
UART
Universal Asynchronous Receiver/Transmitter
USB
Universal Serial Bus
USB OTG
USB On The Go
QSFP+
Quad Small Form-factor Pluggable

REL0.2
Page 10 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
Terminology Description
In this document, wherever Signal Type is mentioned, below terminology is used.
Table 2: Terminology
Terminology
Description
I
Input Signal
O
Output Signal
IO
Bidirectional Input/output Signal
CMOS
Complementary Metal Oxide Semiconductor Signal
DIFF
Differential Signal
OD
Open Drain Signal
OC
Open Collector Signal
Analog
Analog Signal
Power
Power Pin
PU
Pull Up
PD
Pull Down
NA
Not Applicable
NC
Not Connected
Note: Signal Type does not include internal pull-ups or pull-downs implemented by the chip vendors and only includes
the pull-ups or pull-downs implemented on board.
1.4 References
•Zynq Ultrascale+ MPSoC Datasheet & Reference Manual
•Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Hardware User Guide

REL0.2
Page 11 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2. ARCHITECTURE AND DESIGN
This section provides detailed information about the Zynq Ultrascale+ MPSoC (ZU11/17/19EG) Development platform
carrier board features with high level block diagram and detailed information about each block.
2.1 Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram
Zynq Ultrascale+
MPSoC SOM
SOM High Speed Board to Board Conenctor1 (240pin)
SOM High Speed Board to Board Conenctor2 (240pin)
Zynq Ultrascale+ MPSoC SOM Carrier Board Block Diagram
Power Jack
(12V)
Debug UART UART to USB
converter
Power
Regulators
USB MicroAB
Connector1
Debug Port
Power to
Peripherals
20Pin PS IO
Header
UART, SPI, CAN2, I2C & GPIOs
Power
Regulator
5V
12V
USB MicroAB
Connector2
USB2.0 OTG
SD
Connector
SD (4bit)
CAN
Header
CAN
Transceiver
CAN x 1
CAN0
14Pin JTAG
Header
JTAG
RJ45
Magjack1
Gigabit Ethernet
RJ45
Magjack2
Ethernet
PHY
Gigabit Ethernet
RGMII from
GEM3
FPGA IOs (up to 29LVDS)
FPGA CLKIN (5pairs)
FPGA CLKOUT (2pairs)
FMC+
Connector ¹ Pmod
Connector1
Pmod
Connector2
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
FPGA IOs x 8 (I2C/SPI/UART/GPIOs)
RTC Coin cell
Holder
3V
FMC
Connector
Note:
¹ These interfaces can be used only with ZU11/17/19EG based SOM
² By default, 12G SDI IN/OUT is supported. Optionally, 3G SDI IN/OUT can be supported on request.
SOM Ultra High Speed Board to
Board Conenctor3 (240pin)
SOM Ultra High
Speed
Board to Board
Connector4 (80pin)
GTH High Speed Transceivers x 8channels
GTY High Speed Transceivers x 8channels
GTY High Speed Transceivers x 4channels
GTY High Speed Transceivers x 4channels
SFP+
Connector
GTH High Speed
TXVR x 1
GTH High Speed Transceivers x 8channels
FPGA IOs (up to 09LVDS)
FPGA CLKIN (2pairs)
FPGA CLKOUT (4pair)
FPGA IOs (up to 1SE)
GTH High Speed Transceivers
x 2channels from Bank227
USB TypeC
Connector
M.2 SATA
Connector
DP
Connector
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
2:1
Mux/DeMux
PCIe x4
Connector
GTR Transceiver x 1
from GTR3
GTR Transceiver x 1
SATA
USB3.0
DP
DP
PCIe x 4
GTR Transceiver x 1
GTR Transceiver x 1
from GTR2
To GTY/GTH/GTR Transceiver Banks
Clock
Generators
SDI Video In
BNC Jack
SDI Video Out
BNC Jack
3G/12G Cable
Driver ²
3G/12G Cable
Equalizer ²
SDI¹
SDO¹
FPGA IOs, FPGA CLKIN/CLKOUT
GTH High Speed TXVR x 2channels (2-FMC)
GTR Transceivers x 2channels (1-USB3.0,1-SATA)
FireFly (x4)
Connector ¹
QSFP
Connector1
(25Gbpsx4) ¹
GTH High Speed Transceivers x 8channels (8 –FMC+)
GTH High Speed Transceivers x 1channel
FPGA IOs, FPGA CLKIN/CLKOUT
RGMIIx1
CANx2
GTH High Speed Transceivers x 8channels
from Bank228,230
HDMI
Input
HDMI Level
Shifter&
Re-Timer
HDM
Output
GTH High Speed Transceivers x 3channels
GTH High Speed
Transceivers
x 3channels Bank
226
Bank
224,225
Bank
227
CH2
CH3
CH0
&1
Bank
129,130
Bank 128
Bank 131
Bank
228
230
Bank
229,231
Bank
93,94
CAN
GEM3
GTR0
GTR1
GTR2,3
BANK-
67,68
Bank-68
Bank-68
GEM0
UART0
USB0
SD
JTAG
UART1,
SPI,CAN
1,I2C,
GPIO
SMA
Connector GTH High Speed Transceivers x 1channels(TX)
Figure 1: Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Block Diagram

REL0.2
Page 12 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.2 Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Carrier Board Features
The Zynq Ultrascale+ MPSoC (ZU11/17/19EG) Carrier board supports the following features to validate the Zynq
Ultrascale+ MPSoC (ZU11/17/19EG) SOM supported interfaces.
PS Interface Features
•PS GTR Features:
•PCIex1 Connector x 1
•Display Port Connector x 1
•USB 3.0 OTG through Type C Connector x 1
•M.2 SATA Connector x 1
•Gigabit Ethernet through RJ45MagJack (GEM0) x 1
•Gigabit Ethernet through RJ45MagJack (GEM3) x 1
•USB2.0 OTG through Micro AB Connector x 1
•Standard SD Connector x 1
•CAN Header x 1
•Debug UART through USB Micro AB Connector x 1
PL Interface Features
•SFP+ Connector x 1
•SDI Video IN through HD BNC Connector x 1
•SDI Video OUT through HD BNC Connector x 1
•HDMI IN x 1
•HDMI OUT x 1
•QSFP28/QSFP+/QSFP Connector x 1
•FireFly Connector x 1
•FMC High Pin Count (HPC) Connector
➢10 GTH High Speed Transceivers
➢2 GTH Reference Clock
➢Upto 06 LVDS IOs/12 Single ended (SE) IOs from HP Bank
➢Upto 03 LVDS IOs/06 Single ended (SE) IOs from HD Bank
➢2 Clock Input Capable LVDS/SE pins from HP Bank
➢1 Clock Output Capable LVDS/SE pins from HP Bank
➢3 Clock Output Capable LVDS/SE pins from HD Bank
➢Upto 1 Single ended (SE) IOs

REL0.2
Page 13 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
•FMC+ High Pin Count (HPC) Connector
➢8 GTY High Speed Transceivers
➢2 GTY Reference Clock
➢16 GTH High Speed Transceivers
➢4 GTH Reference Clock
➢Upto 20 LVDS IOs/40 Single ended (SE) IOs from HP Bank
➢Upto 09 LVDS IOs/18 Single ended (SE) IOs from HD Bank
➢2 Clock Input Capable LVDS/SE pins from HP Bank
➢3 Clock Input Capable LVDS/SE pins from HD Bank
➢2 Clock Output Capable LVDS/SE pins from HP Bank
•PMOD Connector x 2
•SMA Connector x 2
Additional Features
•Clock Synthesizers/Generators x2
•JTAG Connector x 1
•16-Bit IO Expanders x 3
•I2C Expander x 1
•20 Pin GPIO Header x 1
•Power ON/OFF DIP Switch x 1
•Reset Pushbutton Switch x 1
•RTC Coin Cell Holder x 1
•12V FAN Header x 1
General Specification
•Power Supply : DC 12V, 14A Power Input Jack
•Form Factor : 140mm X 170mm

REL0.2
Page 14 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.3 Board to Board Connectors
The Zynq Ultrascale+ MPSoC (ZU11/17/19EG) carrier board supports four Board to Board mating connectors for Zynq
Ultrascale+ MPSoC SOM attachment. This Board to Board connector are capable of handling high-speed serialized
signals and can be used for size constrained embedded applications.
2.3.1 Board to Board Connector1
Board to Board Connector1 (J18) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector1 pinout, refer the Zynq Ultrascale+ MPSoC (ZU11/17/19EG)SOM Hardware
User Guide.
Figure 2: Board to Board Connector1

REL0.2
Page 15 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.3.2 Board to Board Connector2
Board to Board Connector2 (J19) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector2 pinout, refer the Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Hardware
User Guide.
Figure 3: Board to Board Connector2

REL0.2
Page 16 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.3.3 Board to Board Connector3
Board to Board Connector3 (J12) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector3 pinout, refer the Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Hardware
User Guide.
Figure 4 Board to Board Connector3

REL0.2
Page 17 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.3.4 Board to Board Connector4
Board to Board Connector3 (J11) is physically located at the top of the board as shown below.
Note: For the Board to Board Connector4 pinout, refer the Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM Hardware
User Guide.
Figure 5 Board to Board Connector4

REL0.2
Page 18 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.4 PS Interface Features
The features which are supported from Zynq Ultrascale+ MPSoC (ZU11/17/19EG) PS is explained in the following
section.
2.4.1 PS-GTR Transceivers
The Zynq Ultrascale+ MPSoC (ZU11/17/19EG) Carrier board supports different high speed interfaces through four PS-
GTR lanes (two from B2B-1 and two from B2B-2). Each PS-GTR lane is connected to High speed MUX/DEMUX IC to
support different high speed interfaces as mentioned below.
ox1, x2, or x4 lane of PCIe at Gen1 (2.5Gb/s) or Gen2 (5.0Gb/s) rates
o1 or 2 lanes of DisplayPort (TX only) at 1.62Gb/s, 2.7Gb/s, or 5.4Gb/s
o1 SATA port at 1.5Gb/s, 3.0Gb/s, or 6.0Gb/s
o1 USB3.0 port at 5.0Gb/s
The MUX/DEMUX connection and interface selection option is shown below for easy understanding. The selection
control of each MUX IC is connected to PS-GTR Lane selection 4bit DIP switch (SW6).
Figure 6: PS-GTR External Switch Connectivity.

REL0.2
Page 19 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
The PS-GTR Lane selection switch (SW6) setting and corresponding interface selection option is explained below.
Table 3: PS-GTR Lane Selection Switch Setting
PS-GTR Lanes
PS-GTR Lane Selection Switch (SW6)
Switch Bit
Number
Switch Bit Position
OFF
ON
Lane0
Bit1
PS-GTR Lane0 is connected to Lane0
of PCIe x4 connector (default)
PS-GTR Lane0 is connected to Lane1
of DP connector
Lane1
Bit2
PS-GTR Lane1 is connected to Lane1
of PCIe x4 connector
PS-GTR Lane1 is connected to Lane0
of DP connector (default)
Lane2
Bit3
PS-GTR Lane2 is connected to Lane2
of PCIe x4 connector
PS-GTR Lane2 is connected to Lane1
of USB3.0 Type-C connector (default)
Lane3
Bit4
PS-GTR Lane3 is connected to Lane3
of PCIe x4 connector
PS-GTR Lane3 is connected to M.2
SATA connector (default)
Figure 7: PS-GTR Lane Selection Switch

REL0.2
Page 20 of 110
iWave Systems Technologies Pvt. Ltd.
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) SOM DevKit Hardware User Guide
2.4.1.1 PCIe x4 Connector
The Zynq Ultrascale+ MPSoC (ZU11/17/19EG) Carrier board supports one PCIe x4 connector through PS-GTR Lanes of
Zynq Ultrascale+ MPSoC (ZU11/17/19EG) PS. All the four PS-GTR lanes from Board to Board Connectors are connected
to PCIe x4 connector to support x1, x2 & x4 PCIe devices. The PS-GTR Lane selection to PCIe x4 connector is done
through PS-GTR Lane Selection Switch (SW6). The Carrier board provides 100MHz reference clock to PCIe x4 connector
from on board Clock Synthesizer1. This PCIe x4 connector (J26) is physically located at the top of the board as shown
below.
Note: For more details on PS-GTR Lane selection options, refer Table 3.
Figure 8: PCIe x4 Connector